位置:8T49N283C-DDDNLGI8 > 8T49N283C-DDDNLGI8详情
8T49N283C-DDDNLGI8中文资料
8T49N283C-DDDNLGI8数据手册规格书PDF详情
Description
The 8T49N283 has two independent, fractional-feedback PLLs that
can be used as jitter attenuators and frequency translators. It is
equipped with six integer and two fractional output dividers, allowing
the generation of up to 8 different output frequencies, ranging from
8kHz to 1GHz. Four of these frequencies are completely independent
of each other and the inputs. The other four are related frequencies.
The eight outputs may select among LVPECL, LVDS or LVCMOS
output levels.
This makes it ideal to be used in any frequency translation
application, including 1G, 10G, 40G and 100G Synchronous Ethernet,
OTN, and SONET/SDH, including ITU-T G.709 (2009) FEC rates.
The device may also behave as a frequency synthesizer.
The 8T49N283 accepts up to two differential or single-ended input
clocks and a crystal input. Each of the two internal PLLs can lock to
different input clocks which may be of independent frequencies. Each
PLL can use the other input for redundant backup of the primary
clock, but in this case, both input clocks must be related in frequency.
The device supports hitless reference switching between input
clocks. The device monitors all input clocks for Loss of Signal (LOS),
and generates an alarm when an input clock failure is detected.
Automatic and manual hitless reference switching options are
supported. LOS behavior can be set to support gapped or un-gapped
clocks.
The 8T49N283 supports holdover for each PLL. The holdover has an
initial accuracy of ±50ppB from the point where the loss of all
applicable input reference(s) has been detected. It maintains a
historical average operating point for each PLL that may be returned
to in holdover at a limited phase slope.
The device places no constraints on input to output frequency
conversion, supporting all FEC rates, including the new revision of
ITU-T Recommendation G.709 (2009), most with 0ppm conversion
error.
Each PLL has a register-selectable loop bandwidth from 0.5Hz to
512Hz.
Each output supports individual phase delay settings to allow
output-output alignment.
The device supports Output Enable inputs and Lock, Holdover and
LOS status outputs.
The device is programmable through an I2C interface. It also supports
I
2C master capability to allow the register configuration to be read
from an external EEPROM.
Features
• Supports SDH/SONET and Synchronous Ethernet clocks
including all FEC rate conversions
• Two differential outputs meet jitter limits for 100G Ethernet and
STM-256/OC-768
• <0.3ps RMS (including spurs): 12kHz to 20MHz
• All outputs <0.5ps RMS (including spurs) 12kHz to 20MHz
• Operating modes: locked to input signal, holdover and free-run
• Initial holdover accuracy of ±50ppb
• Accepts up to two LVPECL, LVDS, LVHSTL or LVCMOS input
clocks
• Accepts frequencies ranging from 8kHz up to 875MHz
• Auto and manual input clock selection with hitless switching
• Clock input monitoring, including support for gapped clocks
• Phase-Slope Limiting and Fully Hitless Switching options to
control output phase transients
• Operates from a 10MHz to 40MHz fundamental-mode crystal
• Generates eight LVPECL / LVDS or sixteen LVCMOS output
clocks
• Output frequencies ranging from 8kHz up to 1.0GHz (diff)
• Output frequencies ranging from 8kHz to 250MHz (LVCMOS)
• Four General Purpose I/O pins with optional support for status &
control:
• Four Output Enable control inputs may be mapped to any of the
eight outputs
• Lock, Holdover & Loss-of-Signal status outputs
• Open-drain Interrupt pin
• Programmable PLL bandwidth settings for each PLL:
• 0.5Hz, 1Hz, 2Hz, 4Hz, 8Hz, 16Hz, 32Hz, 64Hz, 128Hz, 256Hz
or 512Hz
• Optional Fast Lock function
• Programmable output phase delays in steps as small as 16ps
• Register programmable through I2C or via external I2C EEPROM
• Bypass clock paths for system tests
• Power supply modes
VCC / VCCA / VCCO
3.3V / 3.3V / 3.3V
3.3V / 3.3V / 2.5V
3.3V / 3.3V / 1.8V (LVCMOS)
2.5V / 2.5V / 3.3V
2.5V / 2.5V / 2.5V
2.5V / 2.5V / 1.8V (LVCMOS)
• Power down modes support consumption as low as 1.7W (see
Power Dissipation and Thermal Considerations for details)
• -40°C to 85°C ambient operating temperature
• Package: 56QFN, lead-free (RoHS 6)
| 供应商 | 型号 | 品牌 | 批号 | 封装 | 库存 | 备注 | 价格 |
|---|---|---|---|---|---|---|---|
Renesas |
25+ |
电联咨询 |
7800 |
公司现货,提供拆样技术支持 |
|||
RENESAS |
24+ |
con |
35960 |
查现货到京北通宇商城 |
|||
Renesas |
25+ |
25000 |
原厂原包 深圳现货 主打品牌 假一赔百 可开票! |
||||
RENESAS |
25+ |
20000 |
原装现货,可追溯原厂渠道 |
||||
RENESAS |
两年内 |
NA |
93 |
实单价格可谈 |
|||
Renesas |
23+ |
SMD |
880000 |
明嘉莱只做原装正品现货 |
|||
RENESAS(瑞萨)/IDT |
2021+ |
VFQFPN-56(8x8) |
499 |
||||
RENESAS(瑞萨)/IDT |
2447 |
VFQFPN-56(8x8) |
315000 |
一级代理专营品牌!原装正品,优势现货,长期排单到货 |
|||
RENESAS(瑞萨)/IDT |
24+ |
VFQFPN56(8x8) |
7350 |
现货供应,当天可交货!免费送样,原厂技术支持!!! |
|||
Renesas Electronics America In |
25+ |
56-VFQFN 裸露焊盘 |
9350 |
独立分销商 公司只做原装 诚心经营 免费试样正品保证 |
8T49N283C-DDDNLGI8 资料下载更多...
8T49N283C-DDDNLGI8 芯片相关型号
- 8SLVS1118NLGI8
- 8T39S04A
- 8T39S04ANBGI
- 8T39S04ANBGI8
- 8T39S06A
- 8T39S06ANBGI
- 8T39S06ANBGI8
- 8T39S08A
- 8T39S08ANLGI
- 8T39S08ANLGI8
- 8T39S11A
- 8T39S11ANLGI
- 8T39S11ANLGI8
- 8T49N242
- 8T49N283C-DDDNLGI
- 8T49N4811
- 8T49N488
- 8T79S308
- 8V43042
- 8V43FS92432
- 8V54816A
- 8V74S4622
- 8XC51
- 8XC52
- 8XC54
- 8XC58
- 9001KP35LY
- 9001KR1BH43Y238
- 9001KR1BH7
- 914
Datasheet数据表PDF页码索引
- P1
- P2
- P3
- P4
- P5
- P6
- P7
- P8
- P9
- P10
- P11
- P12
- P13
- P14
- P15
- P16
- P17
- P18
- P19
- P20
- P21
- P22
- P23
- P24
- P25
- P26
- P27
- P28
- P29
- P30
- P31
- P32
- P33
- P34
- P35
- P36
- P37
- P38
- P39
- P40
- P41
- P42
- P43
- P44
- P45
- P46
- P47
- P48
- P49
- P50
- P51
- P52
- P53
- P54
- P55
- P56
- P57
- P58
- P59
- P60
- P61
- P62
- P63
- P64
- P65
- P66
- P67
- P68
- P69
- P70
- P71
- P72
- P73
- P74
- P75
- P76
- P77
- P78
- P79
- P80
- P81
- P82
- P83
- P84
- P85
- P86
- P87
- P88
- P89
- P90
- P91
- P92
- P93
- P94
- P95
- P96
- P97
- P98
- P99
- P100
- P101
- P102
- P103
- P104
- P105
- P106
- P107
