位置:RM5231 > RM5231详情

RM5231中文资料

厂家型号

RM5231

文件大小

630.34Kbytes

页面数量

39

功能描述

RM5231??Microprocessor with 32-Bit System Bus Data Sheet Released

64-Bit Microprocessor

数据手册

下载地址一下载地址二

生产厂商

PMC

RM5231数据手册规格书PDF详情

Hardware Overview

The RM5231 offers a high-level of integration targeted at high-performance embedded applications. The key elements of the RM5231 are briefly described in this section.

Features

• Dual Issue superscalar microprocessor

• 150, 200, & 250 MHz operating frequencies

• 300 Dhrystone2.1 MIPS

• System interface optimized for embedded applications

• 32-bit system interface lowers total system cost

• High-performance write protocols maximize uncached write bandwidth

• Processor clock multipliers: 2, 2.5, 3, 3.5, 4, 4.5, 5, 6, 7, 8, 9

• 2.5 V core with 3.3 V IOs

• IEEE 1149.1 JTAG boundary scan

• Integrated on-chip caches

• 32 KB instruction and 32 KB data — 2 way set associative

• Per set locking

• Virtually indexed, physically tagged

• Write-back and write-through on a per page basis

• Pipeline restart on first doubleword for data cache misses

• Integrated memory management unit

• Fully associative joint TLB (shared by I and D translations)

• 48 dual entries map 96 pages

• Variable page size (4 KB to 16 MB in 4x increments)

• High-performance floating-point unit — up to 500 MFLOPS

• Single cycle repeat rate for common single-precision operations and some double precision operations

• Two cycle repeat rate for double-precision multiply and double precision combined multiply-add operations

• Single cycle repeat rate for single-precision combined multiply-add operation

• MIPS IV instruction set

• Floating point multiply-add instruction increases performance in signal processing and graphics applications

• Conditional moves to reduce branch frequency

• Index address modes (register + register)

• Embedded application enhancements

• Specialized DSP integer Multiply-Accumulate instructions and 3-operand multiply instruction

• I and D cache locking by set

• Optional dedicated exception vector for interrupts

• Fully static 0.25 micron CMOS design with power down logic

• Standby reduced power mode with WAIT instruction

• 2.5 V core with 3.3 V I/O

• 128-pin Power-Quad 4 (QFP) package

RM5231产品属性

  • 类型

    描述

  • 型号

    RM5231

  • 功能描述

    64-Bit Microprocessor

更新时间:2025-10-5 10:18:00
供应商 型号 品牌 批号 封装 库存 备注 价格
PMC
20+
TQFP
2860
原厂原装正品价格优惠公司现货欢迎查询
PMC
17+
QFP
6200
100%原装正品现货
PMC
11+
QFP
600
PMC
03+
1155
全新原装!优势库存热卖中!
PMC
2021+
QFP
6800
原厂原装,欢迎咨询
PMC
最新
QFP
6800
全新原装公司现货低价
PMC
25+
QFP
4897
绝对原装!现货热卖!
PMC
25+
QFP
2309
品牌专业分销商,可以零售
PMC
23+
QFP
5000
原装正品,假一罚十
PMC
25+
BULKQF
275
百分百原装正品 真实公司现货库存 本公司只做原装 可