位置:PCAL9722HN/Q900MP > PCAL9722HN/Q900MP详情

PCAL9722HN/Q900MP中文资料

厂家型号

PCAL9722HN/Q900MP

文件大小

778.05Kbytes

页面数量

63

功能描述

Ultra low-voltage translating 22-bit SPI I/O expander with Agile I/O features, interrupt output and reset

数据手册

下载地址一下载地址二到原厂下载

生产厂商

恩XP

PCAL9722HN/Q900MP数据手册规格书PDF详情

2 Features and benefits

• SPI bus to parallel port expander

• 5 MHz SPI bus

• Operating power supply voltage range of 1.1 V to 5.5 V on the SPI bus side

• Allows bidirectional voltage-level translation and GPIO expansion between 1.1 V to 5.5 V on SPI and 1.8 V,

2.5 V, 3.3 V, 5.5 V on Port P

• Low standby current consumption: 2.0 μA typical at 3.3 V VDD

• Schmitt trigger action allows slow input transition and better switching noise immunity at the SPI inputs

(SCLK, SDIN, CS)

– Vhys = 0.11 V (typical) at 1.1 V

– Vhys = 0.18 V (typical) at 1.8 V

– Vhys = 0.33 V (typical) at 3.3 V

– Vhys = 0.55 V (typical) at 5.5 V

• 5.5 V tolerant I/O ports and SPI bus pins

• Active LOW reset input (RESET)

• Open-drain active LOW interrupt output (INT)

• Internal power-on reset

• Noise filter on SPI inputs

• Latched outputs with 25 mA drive maximum capability for directly driving LEDs

• Latch-up performance exceeds 100 mA per JESD 78, Class II

• ESD protection exceeds JESD 22

– 2000 V Human-Body Model (A114-A)

– 1000 V Charged-Device Model (C101)

• Package offered: HVQFN32

2.1 Agile I/O features

• Output port configuration: bank selectable or pin selectable push-pull or open-drain output stages

• Interrupt status: read-only register identifies the source of an interrupt

• Bit-wise I/O programming features:

– Output drive strength: four programmable drive strengths to reduce rise and fall times in low-capacitance

applications

– Input latch: Input Port register values changes are kept until the Input Port register is read

– Pull-up/pull-down enable: floating input or pull-up/pull-down resistor enable

– Pull-up/pull-down selection: 100 kΩ pull-up/pull-down resistor selection

– Interrupt mask: mask prevents the generation of the interrupt when input changes state to prevent spurious

interrupts

2.2 Additional Agile I/O Plus features

• Interrupt edge specification on a bit-by-bit basis

• Interrupt individual clear without disturbing other events

• Read all interrupt events without clear

• Switch debounce hardware

更新时间:2025-6-19 14:02:00
供应商 型号 品牌 批号 封装 库存 备注 价格
恩XP
2025+
HVQFN-32
57945
恩XP
25+
原厂封装
10280
原厂授权代理,专注军工、汽车、医疗、工业、新能源!
Serpac
5
全新原装 货期两周
Serpac
2022+
1
全新原装 货期两周
ASI
2016+
CLCC48
9000
只做原装,假一罚十,公司可开17%增值税发票!
ASI
2016+
CLCC48
6523
只做进口原装现货!假一赔十!
ASI
23+
CLCC48
50000
全新原装正品现货,支持订货
ASI
23+
CLCC48
9980
原装正品,支持实单
ASI
CLCC48
53650
一级代理 原装正品假一罚十价格优势长期供货
ASI
24+
NA/
455
优势代理渠道,原装正品,可全系列订货开增值税票

NXP相关芯片制造商

  • NYLENE
  • O2Micro
  • ODU
  • OENINDIA
  • OEP
  • OHHALLSENSOR
  • OHMITE
  • OKAYA
  • OKI
  • OLITECH
  • OMEGA
  • OMNETICS