位置:DSP56300FM > DSP56300FM详情

DSP56300FM中文资料

厂家型号

DSP56300FM

文件大小

1912.23Kbytes

页面数量

84

功能描述

24-Bit Digital Signal Processor

数据手册

下载地址一下载地址二到原厂下载

生产厂商

恩XP

DSP56300FM数据手册规格书PDF详情

Features

High-Performance

DSP56300 Core

• 275 million multiply-accumulates per second (MMACS) (550 MMACS using the EFCOP in filtering

applications) with a 275 MHz clock at 1.6 V core and 3.3 V I/O

• Object code compatible with the DSP56000 core with highly parallel instruction set

• Data arithmetic logic unit (Data ALU) with fully pipelined 24 × 24-bit parallel Multiplier-Accumulator (MAC),

56-bit parallel barrel shifter (fast shift and normalization; bit stream generation and

parsing), conditional

ALU instructions, and 24-bit or 16-bit arithmetic support under software control

• Program control unit (PCU) with position independent code (PIC) support, addressing modes optimized for

DSP applications (including immediate offsets), internal instruction cache controller, internal memoryexpandable

hardware stack, nested hardware DO loops, and fast auto-return interrupts

• Direct memory access (DMA) with six DMA channels supporting internal and external accesses; one-, two-

, and three-dimensional transfers (including circular buffering); end-of-block-transfer interrupts; and

triggering from interrupt lines and all peripherals

• Phase-lock loop (PLL) allows change of low-power divide factor (DF) without loss of lock and output clock

with skew elimination

• Hardware debugging support including on-chip emulation (OnCE) module, Joint Test Action Group (JTAG)

test access port (TAP)

Enhanced Filter

Coprocessor (EFCOP)

• Internal 24 × 24-bit filtering and echo-cancellation coprocessor that runs in parallel to the DSP core

• Operation at the same frequency as the core (up to 275 MHz)

• Support for a variety of filter modes, some of which are optimized for cellular base station applications:

• Real finite impulse response (FIR) with real taps

• Complex FIR with complex taps

• Complex FIR generating pure real or pure imaginary outputs alternately

• A 4-bit decimation factor in FIR filters, thus providing a decimation ratio up to 16

• Direct form 1 (DFI) Infinite Impulse Response (IIR) filter

• Direct form 2 (DFII) IIR filter

• Four scaling factors (1, 4, 8, 16) for IIR output

• Adaptive FIR filter with true least mean square (LMS) coefficient updates

• Adaptive FIR filter with delayed LMS coefficient updates

Internal Peripherals

Enhanced 8-bit parallel host interface (HI08) supports a variety of buses (for example, ISA) and provides

glueless connection to a number of industry-standard microcomputers, microprocessors, and DSPs

Two enhanced synchronous serial interfaces (ESSI), each with one receiver and three transmitters (allows

six-channel home theater)

Serial communications interface (SCI) with baud rate generator

Triple timer module

Up to 34 programmable general-purpose input/output (GPIO) pins, depending on which peripherals are

enabled

Applications

DSP56321 applications require high performance, low power, small packaging, and a large amount of internal

memory. The EFCOP can accelerate general filtering applications. Examples include:

• Wireless and wireline infrastructure applications

• Multi-channel wireless local loop systems

• Security encryption systems

• Home entertainment systems

• DSP resource boards

• High-speed modem banks

• IP telephony

DSP56300FM产品属性

  • 类型

    描述

  • 型号

    DSP56300FM

  • 制造商

    FREESCALE

  • 制造商全称

    Freescale Semiconductor, Inc

  • 功能描述

    24-Bit Digital Signal Processor

更新时间:2025-10-7 13:01:00
供应商 型号 品牌 批号 封装 库存 备注 价格
恩XP
23+
208LQFP
50000
全新原装正品现货,支持订货
恩XP
22+
208LQFP
9000
原厂渠道,现货配单
恩XP
24+
208LQFP
4568
全新原厂原装,进口正品现货,正规渠道可含税!!
恩XP
25+
QFP-208
1001
就找我吧!--邀您体验愉快问购元件!
恩XP
25+
电联咨询
7800
公司现货,提供拆样技术支持
恩XP
原厂封装
9800
原装进口公司现货假一赔百
恩XP
24+
208-TQFP(28x28)
66800
原厂授权一级代理,专注汽车、医疗、工业、新能源!
恩XP
24+
208-TQFP(28x28)
56300
一级代理/放心采购
MOT
20+
TQFP
500
样品可出,优势库存欢迎实单
恩XP
23+
208-LQFP
11200
主营:汽车电子,停产物料,军工IC