位置:74LVCH16373A > 74LVCH16373A详情

74LVCH16373A中文资料

厂家型号

74LVCH16373A

文件大小

261.55Kbytes

页面数量

15

功能描述

16-bit D-type transparent latch with 5 V tolerant inputs/outputs; 3-state

闭锁 16-BIT 5V TOL. I/O BUFFER TRAN

数据手册

原厂下载下载地址一下载地址二到原厂下载

生产厂商

NEXPERIA

74LVCH16373A数据手册规格书PDF详情

1. General description

The 74LVC16373A and 74LVCH16373A are 16-bit D-type transparent latches with 3-state outputs.

The devices can be used as two 8-bit transparent latches or a single 16-bit transparent latch. The

devices feature two latch enables (1LE and 2LE) and two output enables (1OE and 2OE), each

controlling 8-bits. When nLE is HIGH, data at the inputs enter the latches. In this condition the

latches are transparent, a latch output will change each time its corresponding D-input changes.

When nLE is LOW the latches store the information that was present at the inputs a set-up time

preceding the HIGH-to-LOW transition of nLE. A HIGH on nOE causes the outputs to assume a

high-impedance OFF-state. Operation of the nOE input does not affect the state of the latches.

Inputs can be driven from either 3.3 V or 5 V devices. This feature allows the use of these devices

as translators in mixed 3.3 V and 5 V environments.

Schmitt-trigger action at all inputs makes the circuit tolerant of slower input rise and fall times.

This device is fully specified for partial power down applications using IOFF. The IOFF circuitry

disables the output, preventing the potentially damaging backflow current through the device when

it is powered down.

Bus hold on the data inputs eliminates the need for external pull-up resistors to hold unused inputs.

2. Features and benefits

• Overvoltage tolerant inputs to 5.5 V

• Wide supply voltage range from 1.2 V to 3.6 V

• CMOS low power dissipation

• MULTIBYTE flow-through standard pinout architecture

• Multiple low inductance supply pins for minimum noise and ground bounce

• Direct interface with TTL levels

• All data inputs have bus hold (74LVCH16373A only)

• IOFF circuitry provides partial Power-down mode operation

• Complies with JEDEC standards:

• JESD8-7A (1.65 V to 1.95 V)

• JESD8-5A (2.3 V to 2.7 V)

• JESD8-C/JESD36 (2.7 V to 3.6 V)

• ESD protection:

• HBM JESD22-A114F exceeds 2000 V

• MM JESD22-A115-B exceeds 200 V

• CDM ANSI/ESDA/Jedec JS-002 exceeds 1000 V

• Specified from -40 °C to +85 °C and -40 °C to +125 °C

74LVCH16373A产品属性

  • 类型

    描述

  • 型号

    74LVCH16373A

  • 功能描述

    闭锁 16-BIT 5V TOL. I/O BUFFER TRAN

  • RoHS

  • 制造商

    Micrel

  • 电路数量

    1

  • 逻辑类型

    CMOS

  • 逻辑系列

    TTL

  • 极性

    Non-Inverting

  • 输出线路数量

    9

  • 电源电压-最大

    12 V

  • 电源电压-最小

    5 V

  • 最大工作温度

    + 85 C

  • 最小工作温度

    - 40 C

  • 封装/箱体

    SOIC-16

  • 封装

    Reel

更新时间:2025-12-1 23:00:00
供应商 型号 品牌 批号 封装 库存 备注 价格
Nexperia(安世)
24+
TSSOP48
2669
只做原装,提供一站式配单服务,代工代料。BOM配单
NEXPERIA
24+
con
35960
查现货到京北通宇商城
Nexperia
2025
8000
全新、原装
Nexperia
25+
N/A
20000
Nexperia
24+
/
3000
全新、原装
原厂原包
24+
原装
38560
原装进口现货,工厂客户可以放款。17377264928微信同
恩XP
TSSOP
23+
6000
专业配单原装正品假一罚十
IDT
24+
BIT16
1280
十年专业专注,绝对有货,优势渠道商正品保证假一罚十
PHI
2025+
TSSOP
5000
原装进口价格优 请找坤融电子!
PHI
25+
TSOP48
8531
⊙⊙新加坡大量现货库存,深圳常备现货!欢迎查询!⊙

74LVCH16373APAG 价格

参考价格:¥3.6164

型号:74LVCH16373APAG 品牌:IDT 备注:这里有74LVCH16373A多少钱,2025年最近7天走势,今日出价,今日竞价,74LVCH16373A批发/采购报价,74LVCH16373A行情走势销售排排榜,74LVCH16373A报价。