1. General description

The 74LV165 is an 8-bit serial or parallel-in/serial-out shift register. The device features a serial

data input (DS), eight parallel data inputs (D0 to D7) and two complementary serial outputs (Q7

and Q7). When the parallel load input (PL) is LOW the data from D0 to D7 is loaded into the shift

register asynchronously. When PL is HIGH data enters the register serially at DS. When the clock

enable input (CE) is LOW data is shifted on the LOW-to-HIGH transitions of the CP input. A HIGH

on CE will disable the CP input. Inputs include clamp diodes. This enables the use of current

limiting resistors to interface inputs to voltages in excess VCC.

2. Features and benefits

• Wide supply voltage range from 1.0 to 5.5 V

• CMOS low power dissipation

• Direct interface with TTL levels (2.7 V to 3.6 V)

• Latch-up performance exceeds 100 mA per JESD 78 Class II Level B

• Optimized for low voltage applications: 1.0 V to 3.6 V

• Synchronous parallel-to-serial applications

• Synchronous serial input for easy expansion

• Complies with JEDEC standards:

• JESD8-7 (1.65 V to 1.95 V)

• JESD8-5 (2.3 V to 2.7 V)

• JESD8C (2.7 V to 3.6 V)

• JESD36 (4.5 V to 5.5 V)

• ESD protection:

• HBM JESD22-A114F exceeds 2 kV

• MM JESD22-A115-A exceeds 200 V

• Specified from -40 °C to +85 °C and from -40 °C to +125 °C