位置:SN54LS107J > SN54LS107J详情
SN54LS107J中文资料
SN54LS107J数据手册规格书PDF详情
DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP LOW POWER SCHOTTKY
The SN54/74LS107A is a Dual JK Flip-Flop with individual J, K, Direct Clear and Clock Pulse inputs. Output changes are initiated by the HIGH-to-LOWtransition of the clock. A LOW signal on CD input overrides the other inputs and makes the Q output LOW. The SN54 /74LS107A is the same as the SN54/74LS73A but has corner power pins.
更新时间:2025-10-17 18:21:00
供应商 | 型号 | 品牌 | 批号 | 封装 | 库存 | 备注 | 价格 |
---|---|---|---|---|---|---|---|
MOTOROLA |
8913+ |
CDIP16 |
25 |
一级代理,专注军工、汽车、医疗、工业、新能源、电力 |
|||
MOTOROLA |
25+ |
CDIP16 |
11197 |
||||
MOTOROLA/摩托罗拉 |
22+ |
CDIP |
12245 |
现货,原厂原装假一罚十! |
|||
TI |
1430+ |
CDIO |
5800 |
全新原装,公司大量现货供应,绝对正品 |
|||
TI |
23+ |
DIP |
5000 |
原装正品,假一罚十 |
|||
TI |
23+ |
CDIP14 |
8560 |
受权代理!全新原装现货特价热卖! |
|||
TI |
23+ |
DIP |
8000 |
只做原装现货 |
|||
24+ |
N/A |
73000 |
一级代理-主营优势-实惠价格-不悔选择 |
||||
Rochester |
25+ |
电联咨询 |
7800 |
公司现货,提供拆样技术支持 |
|||
TI |
25+ |
CDIP |
1425 |
全新现货 |
SN54LS107J 资料下载更多...
SN54LS107J 芯片相关型号
Datasheet数据表PDF页码索引
- P1
- P2
- P3
- P4
- P5
- P6
- P7
- P8
- P9
- P10
- P11
- P12
- P13
- P14
- P15
- P16
- P17
- P18
- P19
- P20
- P21
- P22
- P23
- P24
- P25
- P26
- P27
- P28
- P29
- P30
- P31
- P32
- P33
- P34
- P35
- P36
- P37
- P38
- P39
- P40
- P41
- P42
- P43
- P44
- P45
- P46
- P47
- P48
- P49
- P50
- P51
- P52
- P53
- P54
- P55
- P56
- P57
- P58
- P59
- P60
- P61
- P62
- P63
- P64
- P65
- P66
- P67
- P68
- P69
- P70
- P71
- P72
- P73
- P74
- P75
- P76
- P77
- P78
- P79
- P80
- P81
- P82
- P83
- P84
- P85
- P86
- P87
- P88
- P89
- P90
- P91
- P92
- P93
- P94
- P95
- P96
- P97
- P98
- P99
- P100
- P101
- P102
- P103
- P104
- P105