DESCRIPTION

The SY10/100H607 are 6-bit, registered, dual supply PECL-to-TTL translators. The devices feature differential PECL inputs for both data and clock. The TTL outputs feature 48mA sink, 15mA source drive capability for driving high fanout loads. The asynchronous master reset control is a PECL level input.

FEATURES

■ Differential PECL data and clock inputs

■ 48mA sink, 15mA source TTL outputs

■ Single +5V power supply

■ Multiple power and ground pins to minimize noise

■ Specified within-device skew

■ VBB output for single-ended use

■ Fully compatible with MC10H/100H607

■ Available in 28-pin PLCC package