8-Bit Shift Registers with Output Latches

Description The MM74HC595 high-speed shift register utilizes advanced silicon-gate CMOS technology. This device possesses the high noise immunity and low power consumption of standard CMOS integrated circuits, as well as the ability to drive 15 LS-TTL loads. Features Low Quiescent curr

8-Bit Shift Registers with Output Latches

文件：121.29 Kbytes Page：10 Pages

8-Bit Shift Register with Output Latches

文件：662.9 Kbytes Page：16 Pages

封装/外壳：16-TSSOP（0.173"，4.40mm 宽） 功能：串行至并行，串行 包装：管件 描述：IC REGISTER W/LATCH 8BIT 16TSSOP 集成电路（IC） 移位寄存器

封装/外壳：16-TSSOP（0.173"，4.40mm 宽） 功能：串行至并行，串行 包装：管件 描述：IC SHIFT REGISTER 8-BIT 16-TSSOP 集成电路（IC） 移位寄存器

8-Bit Shift Register with Output Latches

文件：662.9 Kbytes Page：16 Pages

8-bit Shift Register/Latch (with 3-state outputs)

Description This device each contains an 8-bit serial-in, parallel-out shift register that feeds an 8-bit D-type storage register. The storage register has parallel 3-state outputs. Separate clocks are provided for both the shift register and the storage register. The shift register has a direct-

8-Bit Serial-Input/Serial or Parallel-Output Shift Register with Latched 3-State Outputs

8-Bit Serial-Input/Serial or Parallel-Output Shift Register with Latched 3-State Outputs The MC74HC595A consists of an 8−bit shift register and an 8−bit D−type latch with three−state parallel outputs. The shift register accepts serial data and provides a serial output. The shift register also pro

8-bit serial-in/serial or parallel-out shift register with output latches; 3-state

DESCRIPTION The 74HC/HCT595 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7A. The 74HC/HCT595 is an 8-stage serial shift register with a storage register and 3-state outputs. The shift regi

8 BIT SHIFT REGISTER WITH OUTPUT LATCHES 3 STATE

DESCRIPTION The M54/74HC595 is a high speed CMOS 8-BIT SHIFT REGISTERS/OUTPUT LATCHES (3-STATE) fabricated in silicon C2MOS technology. It has the same high speed performance of LSTTL combined with true CMOS low power consumption. This device contains an 8-bit serial-in, parallel-out shift regist

8-Bit Shift Registers W ith Latched 3-State Output

文件：251.37 Kbytes Page：8 Pages