Parallel-Load 8-Bit Shift Register

General Description The MM74C165 functions as an 8-bit parallel-load, serial shift register. Data is loaded into the register independent of the state of the clock(s) when PARALLEL LOAD (PL) is low. Shifting is inhibited as long as PL is low. Data is sequentially shifted from complementary output

8-Bit Parallel-to-Serial Converter

General Description The ’165 is an 8-bit parallel load or serial-in register with complementary outputs available from the last stage. Parallel inputting occurs asynchronously when the Parallel Load (PL) input is LOW. With PL HIGH, serial shifting occurs on the rising edge of the clock; new da

8-Bit Parallel-to-Serial Converter

General Description The ’165 is an 8-bit parallel load or serial-in register with complementary outputs available from the last stage. Parallel inputting occurs asynchronously when the Parallel Load (PL) input is LOW. With PL HIGH, serial shifting occurs on the rising edge of the clock; new da

Phillips Bits

文件：452.34 Kbytes Page：2 Pages

PARALLEL-LOAD 8-BIT SHIFT REGISTERS

文件：371.66 Kbytes Page：15 Pages