Low-Voltage CMOS 3-to-8 Decoder/Demultiplexer

Low-Voltage CMOS 3-to-8 Decoder/Demultiplexer With 5 V−Tolerant Inputs The MC74LCX138 is a high performance, 3−to−8 decoder/demultiplexer operating from a 2.3 to 3.6 V supply. High impedance TTL compatible inputs significantly reduce current loading to input drivers while TTL compatible outpu

Low-Voltage CMOS 3-to-8 Decoder/Demultiplexer

Low-Voltage CMOS 3-to-8 Decoder/Demultiplexer With 5 V−Tolerant Inputs The MC74LCX138 is a high performance, 3−to−8 decoder/demultiplexer operating from a 2.3 to 3.6 V supply. High impedance TTL compatible inputs significantly reduce current loading to input drivers while TTL compatible outpu

封装/外壳：16-TSSOP（0.173"，4.40mm 宽） 包装：卷带（TR）剪切带（CT）Digi-Reel® 得捷定制卷带 描述：IC DECODER/DEMUX 1X3:8 16TSSOP 集成电路（IC） 信号开关，多路复用器，解码器

Low Voltage 1-of-8 Decoder/Demultiplexer

Low-Voltage CMOS 3-to-8 Decoder/Demultiplexer With 5 V−Tolerant Inputs The MC74LCX138 is a high performance, 3−to−8 decoder/demultiplexer operating from a 2.3 to 3.6 V supply. High impedance TTL compatible inputs significantly reduce current loading to input drivers while TTL compatible outpu

Low Voltage 1-of-8 Decoder/Demultiplexer with 5V Tolerant Inputs

General Description The LCX138 is a high-speed 1-of-8 decoder/demultiplexer. This device is ideally suited for high-speed memory chip select address decoding. The multiple input enables allow parallel expansion to a 1-of-24 decoder using just three LCX138 devices or a 1-of-32 decoder using four L

LOW VOLTAGE CMOS 3 TO 8 LINE DECODER (INV) WITH 5V TOLERANT INPUTS

Description The 74LCX138 is a low voltage CMOS 3 to 8 line decoder (inverting) fabricated with sub-micron silicon gate and double-layer metal wiring C2MOS technology. It is ideal for low power and high speed 3.3V applications; it can be interfaced to 5V signal environment for inputs. Features ■

Low Voltage 1-of-8 Decoder/Demultiplexer with 5V Tolerant Inputs

General Description The LCX138 is a high-speed 1-of-8 decoder/demultiplexer. This device is ideally suited for high-speed memory chip select address decoding. The multiple input enables allow parallel expansion to a 1-of-24 decoder using just three LCX138 devices or a 1-of-32 decoder using four L

Low voltage CMOS 3 to 8 line decoder (Inverter) with 5V tolerant inputs

文件：309 Kbytes Page：17 Pages