4-Bit Full Adder

Features * Look—Ahead Carry Output * Diode Protection on All Inputs * All Outputs Buffered * Supply Voltage Range = 3.0 Vdc to 18 Vdc * Capable of Driving Two Low—Power TTL Loads or One Low—Power Schottky TTL Load Over the Rated Temperature Range * Pin—for—Pin Replacement for CD4008B * Pb—F

封装/外壳：16-DIP（0.300"，7.62mm） 功能：串行至并行 包装：管件 描述：IC SHIFT REGISTR 4BIT CMOS 16DIP 集成电路（IC） 移位寄存器

4?묪it Full Adder

文件：107.3 Kbytes Page：8 Pages

Dual 4-Bit Static Shift Register

The MC14015B dual 4−bit static shift register is constructed with MOS P−Channel and N−Channel enhancement mode devices in a single monolithic structure. Features • Diode Protection on All Inputs • Supply Voltage Range = 3.0 Vdc to 18 Vdc • Logic Edge−Clocked Flip−Flop Design • Logic State is

Dual 4-Bit Static Shift Register

The MC14015B dual 4−bit static shift register is constructed with MOS P−Channel and N−Channel enhancement mode devices in a single monolithic structure. Features • Diode Protection on All Inputs • Supply Voltage Range = 3.0 Vdc to 18 Vdc • Logic Edge−Clocked Flip−Flop Design • Logic State is

Dual 4-Bit Static Shift Register

The MC14015B dual 4−bit static shift register is constructed with MOS P−Channel and N−Channel enhancement mode devices in a single monolithic structure. Features • Diode Protection on All Inputs • Supply Voltage Range = 3.0 Vdc to 18 Vdc • Logic Edge−Clocked Flip−Flop Design • Logic State is

Dual 4-Bit Static Shift Register

The MC14015B dual 4−bit static shift register is constructed with MOS P−Channel and N−Channel enhancement mode devices in a single monolithic structure. Features • Diode Protection on All Inputs • Supply Voltage Range = 3.0 Vdc to 18 Vdc • Logic Edge−Clocked Flip−Flop Design • Logic State is

Dual 4-Bit Static Shift Register

The MC14015B dual 4−bit static shift register is constructed with MOS P−Channel and N−Channel enhancement mode devices in a single monolithic structure. Features • Diode Protection on All Inputs • Supply Voltage Range = 3.0 Vdc to 18 Vdc • Logic Edge−Clocked Flip−Flop Design • Logic State is