5V ECL 5-Bit Differential Register

文件：135.59 Kbytes Page：8 Pages

封装/外壳：28-LCC（J 形引线） 功能：主复位 包装：管件 描述：IC FF SNGL 5BIT 28PLCC 集成电路（IC） 触发器

5-BIT DIFFERENTIAL REGISTER

Description The MC10E/100E452 is a 5-bit differential register with differential data (inputs and outputs) and clock. The registers are triggered by a positive transition of the positive clock (CLK) input. A high on the Master Reset (MR) asynchronously resets all registers so that the Q outputs g

5-BIT DIFFERENTIAL REGISTER

DESCRIPTION The SY10/100E452 are 5-bit differential registers with differential data (inputs and outputs) and clock. The registers are triggered by a positive transition of the positive clock (CLK) input. A high on the Master Reset (MR) asynchronously resets all registers so that the Q outputs go

5-BIT DIFFERENTIAL REGISTER

DESCRIPTION The SY10/100E452 are 5-bit differential registers with differential data (inputs and outputs) and clock. The registers are triggered by a positive transition of the positive clock (CLK) input. A high on the Master Reset (MR) asynchronously resets all registers so that the Q outputs go

5-BIT DIFFERENTIAL REGISTER

DESCRIPTION The SY10/100E452 are 5-bit differential registers with differential data (inputs and outputs) and clock. The registers are triggered by a positive transition of the positive clock (CLK) input. A high on the Master Reset (MR) asynchronously resets all registers so that the Q outputs go

5-BIT DIFFERENTIAL REGISTER

DESCRIPTION The SY10/100E452 are 5-bit differential registers with differential data (inputs and outputs) and clock. The registers are triggered by a positive transition of the positive clock (CLK) input. A high on the Master Reset (MR) asynchronously resets all registers so that the Q outputs go