5V ECL 4-Bit D Flip-Flop

文件：129.8 Kbytes Page：8 Pages

5V ECL 4?륛it D Flip?륡lop

文件：161 Kbytes Page：8 Pages

封装/外壳：28-LCC（J 形引线） 功能：设置（预设）和复位 包装：管件 描述：IC FF D-TYPE SNGL 4BIT 28PLCC 集成电路（IC） 触发器

4-BIT D FLIP-FLOP

Description The MC10E/100E131 is a quad master-slave D-type flip-flop with differential outputs. Each flip-flop may be clocked separately by holding Common Clock (CC) LOW and using the Clock Enable (CE) inputs for clocking. Common clocking is achieved by holding the CE inputs LOW and using CC to

4-BIT D FLIP-FLOP

DESCRIPTION The SY10/100E131 are high-speed quad master slave D-type flip-flops with differential outputs designed for use in new, high-performance ECL systems. FEATURES ■ 1100MHz min. toggle frequency ■ Extended 100E VEE range of –4.2V to –5.5V ■ Differential output ■ Individual and common

4-BIT D FLIP-FLOP

DESCRIPTION The SY10/100E131 are high-speed quad master slave D-type flip-flops with differential outputs designed for use in new, high-performance ECL systems. FEATURES ■ 1100MHz min. toggle frequency ■ Extended 100E VEE range of –4.2V to –5.5V ■ Differential output ■ Individual and common

4-BIT D FLIP-FLOP

DESCRIPTION The SY10/100E131 are high-speed quad master slave D-type flip-flops with differential outputs designed for use in new, high-performance ECL systems. FEATURES ■ 1100MHz min. toggle frequency ■ Extended 100E VEE range of –4.2V to –5.5V ■ Differential output ■ Individual and common

4-BIT D FLIP-FLOP

DESCRIPTION The SY10/100E131 are high-speed quad master slave D-type flip-flops with differential outputs designed for use in new, high-performance ECL systems. FEATURES ■ 1100MHz min. toggle frequency ■ Extended 100E VEE range of –4.2V to –5.5V ■ Differential output ■ Individual and common