3.3V / 5V ECL 첨4 Divider

文件：165.12 Kbytes Page：11 Pages

Divider

文件：192.2 Kbytes Page：11 Pages

封装/外壳：8-SOIC（0.154"，3.90mm 宽） 包装：卷带（TR）剪切带（CT）Digi-Reel® 得捷定制卷带 描述：IC DIVIDER DIV X4 ECL CLK 8SOIC 集成电路（IC） 计数器，除法器

Clock Management Design Using Low Skew and Low Jitter Devices

Why Do We Need Clock Management? Can you imagine the chaos in our world if our clocks or watches were not synchronized to Greenwich Mean Time? How would trains, buses, and airplanes run on schedule? The miniseries Longitude was the story of a man who made a major technological breakthrough by inv

3.3V 5VECL / 4 Divider

Description The MC10/100EP33 is an integrated ÷4 divider. The differential clock inputs. The VBB pin, an internally generated voltage supply, is available to this device only. For single-ended input conditions, the unused differential input is connected to VBB as a switching reference voltage. V

3.3V / 5V ECL 첨4 Divider

文件：165.12 Kbytes Page：11 Pages

3.3V 5VECL / 4 Divider

Description The MC10/100EP33 is an integrated ÷4 divider. The differential clock inputs. The VBB pin, an internally generated voltage supply, is available to this device only. For single-ended input conditions, the unused differential input is connected to VBB as a switching reference voltage. V

Evaluation Board Manual for High Frequency SOIC 8

文件：202.47 Kbytes Page：20 Pages