Quad, Ultra-Low-Power, 300Mbps ATE Drivers/Comparators

文件：426.64 Kbytes Page：22 Pages

NTSC/PAL Digital Video Encoder

Features

3.3V, 125-MHz, Multi-Output Zero Delay Buffer

Description The Z9972 has an integrated PLL that provides low-skew and low-jitter clock outputs for high-performance microprocessors. Three independent banks of four outputs as well as an independent PLL feedback output, FB_OUT, provide exceptional flexibility for possible output configurations.

3.3V, 125-MHz, Multi-Output Zero Delay Buffer

Description The Z9972 has an integrated PLL that provides low-skew and low-jitter clock outputs for high-performance microprocessors. Three independent banks of four outputs as well as an independent PLL feedback output, FB_OUT, provide exceptional flexibility for possible output configurations.

3.3V, 125-MHz, Multi-Output Zero Delay Buffer

Description The Z9972 has an integrated PLL that provides low-skew and low-jitter clock outputs for high-performance microprocessors. Three independent banks of four outputs as well as an independent PLL feedback output, FB_OUT, provide exceptional flexibility for possible output configurations.

3.3V, 125-MHz, Multi-Output Zero Delay Buffer

Description The Z9972 has an integrated PLL that provides low-skew and low-jitter clock outputs for high-performance microprocessors. Three independent banks of four outputs as well as an independent PLL feedback output, FB_OUT, provide exceptional flexibility for possible output configurations.