Hot-Swappable, 21-Bit, DC-Balanced LVDS Deserializers

General Description The MAX9234/MAX9236/MAX9238 deserialize three LVDS serial-data inputs into 21 single-ended LVCMOS/LVTTL outputs. A parallel-rate LVDS clock received with the LVDS data streams provides timing for deserialization. The outputs have a separate supply, allowing 1.8V to 5V output l

热插拔、21位、直流平衡、LVDS解串器

MAX9234/MAX9236/MAX9238可将三路LVDS串行输入解串为21路单端LVCMOS/LVTTL输出。随LVDS数据流接收到的并行LVDS时钟提供解串定时。输出具有独立的供电引脚，允许1.8V至5V的输出逻辑电平。这些器件均支持热插拔，允许动态频率编程。\n MAX9234/MAX9236/MAX9238具有DC平衡特性，允许串行器和解串器之间通过AC耦合隔离。每个解串器对MAX9209/MAX9211/MAX9213/MAX9215串行器传输的数据进行解码。\n MAX9234具有上升沿输出选通。MAX9236/MAX9238具有下降沿输出选通。MAX9234/MAX9236/ \n• 动态频率编程 \n• 8MHz至34MHz (MAX9234/MAX9236) \n• 下降沿输出选通(MAX9236/MAX9238) \n• /PWRDWN为低电平时输出处于高阻，允许共用总线 \n• 无需外部元件的PLL \n• 独立的输出电源引脚提供1.8V、2.5V、3.3V和5V逻辑接口 \n• LVDS输入符合ANSI TIA/EIA-644 LVDS标准 \n• +3.3V主电源供电 \n• -40°C至+85°C工作温度范围;

Hot-Swappable, 21-Bit, DC-Balanced LVDS Deserializers

General Description The MAX9234/MAX9236/MAX9238 deserialize three LVDS serial-data inputs into 21 single-ended LVCMOS/LVTTL outputs. A parallel-rate LVDS clock received with the LVDS data streams provides timing for deserialization. The outputs have a separate supply, allowing 1.8V to 5V output l

Hot-Swappable, 21-Bit, DC-Balanced LVDS Deserializers

文件：207.54 Kbytes Page：15 Pages

封装/外壳：48-TFSOP（0.240"，6.10mm 宽） 功能：解串器 包装：托盘 描述：IC DESERIALIZER 21BIT 48TSSOP 集成电路（IC） 串行器，解串器

封装/外壳：48-TFSOP（0.240"，6.10mm 宽） 功能：解串器 包装：卷带（TR） 描述：IC DESERIALIZER 21BIT 48TSSOP 集成电路（IC） 串行器，解串器

Operation Amplifier

General Description The Holtek HT9231/HT9232/HT9234 range of Operational Amplifiers operate with a single supply voltage as low as 2.0V and offer a low supply current of only 220μA/amplifier. In offering rail-to-rail output voltage the devices can operate with a maximum voltage range. The devices

System Reset

Outline This IC is a reset IC with a delay circuit which realizes high-precision detection accuracy and is provided in an ultra-small package. Features 1. Internal delay circuit Delay time can be set with an external capacitor. 2. High-precision detection accuracy Vs±1.

IC for System Reset Monolithic IC

Outline This IC is a reset IC with a delay circuit which realizes high-precision detection accuracy and is provided in an ultra-small package. Features 1. Internal delay circuit Delay time can be set with an external capacitor. 2. High-precision detection accuracy Vs±1.