Dual Mode??5V/Programmable Vicropower Voltage Regulators

文件：364.71 Kbytes Page：8 Pages

封装/外壳：8-SOIC（0.154"，3.90mm 宽） 包装：卷带（TR）Digi-Reel® 得捷定制卷带 描述：IC REG LIN POS ADJ 40MA 8SOIC 集成电路（IC） 线性 + 开关稳压器

封装/外壳：8-SOIC（0.154"，3.90mm 宽） 包装：卷带（TR）Digi-Reel® 得捷定制卷带 描述：IC REG LIN POS ADJ 40MA 8SOIC 集成电路（IC） 稳压器 - 线性

PLL BUILDING BLOCK Phase detector and VCO blocks can be used Lower power CMOS process

Description The ICS663 is a low cost Phase-Locked Loop (PLL) designed for clock synthesis and synchronization. Included on the chip are the phase detector, charge pump, Voltage Controlled Oscillator (VCO) and an output buffer. Through the use of external reference and VCO dividers (implemented wi

PLL BUILDING BLOCK Phase detector and VCO blocks can be used Lower power CMOS process

Description The ICS663 is a low cost Phase-Locked Loop (PLL) designed for clock synthesis and synchronization. Included on the chip are the phase detector, charge pump, Voltage Controlled Oscillator (VCO) and an output buffer. Through the use of external reference and VCO dividers (implemented wi

PLL BUILDING BLOCK Phase detector and VCO blocks can be used Lower power CMOS process

Description The ICS663 is a low cost Phase-Locked Loop (PLL) designed for clock synthesis and synchronization. Included on the chip are the phase detector, charge pump, Voltage Controlled Oscillator (VCO) and an output buffer. Through the use of external reference and VCO dividers (implemented wi

PLL BUILDING BLOCK Phase detector and VCO blocks can be used Lower power CMOS process

Description The ICS663 is a low cost Phase-Locked Loop (PLL) designed for clock synthesis and synchronization. Included on the chip are the phase detector, charge pump, Voltage Controlled Oscillator (VCO) and an output buffer. Through the use of external reference and VCO dividers (implemented wi

Axial Lead and Cartridge Fuses - Subminiature

文件：124.06 Kbytes Page：2 Pages