DUAL 4-INPUT NAND GATE

DESCRIPTION The M54/74HC20 is a high speed CMOS DUAL 4-INPUT NAND GATE fabricated in silicon gate C2MOS technology. It has the same high speed performance of LSTTL combined with true CMOS low power consumption. ■ HIGH SPEED tPD = 8 ns (TYP.) AT VCC = 5 V ■ LOW POWER DISSIPATION I

DUAL 4-INPUT NAND GATE

DESCRIPTION The M54/74HC20 is a high speed CMOS DUAL 4-INPUT NAND GATE fabricated in silicon gate C2MOS technology. It has the same high speed performance of LSTTL combined with true CMOS low power consumption. ■ HIGH SPEED tPD = 8 ns (TYP.) AT VCC = 5 V ■ LOW POWER DISSIPATION I

DUAL 4-INPUT NAND GATE

DUAL 4-INPUT NAND GATE

DESCRIPTION The M54/74HC20 is a high speed CMOS DUAL 4-INPUT NAND GATE fabricated in silicon gate C2MOS technology. It has the same high speed performance of LSTTL combined with true CMOS low power consumption. ■ HIGH SPEED tPD = 8 ns (TYP.) AT VCC = 5 V ■ LOW POWER DISSIPATION I

DUAL 4-INPUT NAND GATE

DESCRIPTION The M54/74HC20 is a high speed CMOS DUAL 4-INPUT NAND GATE fabricated in silicon gate C2MOS technology. It has the same high speed performance of LSTTL combined with true CMOS low power consumption. ■ HIGH SPEED tPD = 8 ns (TYP.) AT VCC = 5 V ■ LOW POWER DISSIPATION I

DUAL 4-INPUT NAND GATE

DESCRIPTION The M54/74HC20 is a high speed CMOS DUAL 4-INPUT NAND GATE fabricated in silicon gate C2MOS technology. It has the same high speed performance of LSTTL combined with true CMOS low power consumption. ■ HIGH SPEED tPD = 8 ns (TYP.) AT VCC = 5 V ■ LOW POWER DISSIPATION I

DUAL 4-INPUT NAND GATE

DESCRIPTION The M54/74HC20 is a high speed CMOS DUAL 4-INPUT NAND GATE fabricated in silicon gate C2MOS technology. It has the same high speed performance of LSTTL combined with true CMOS low power consumption. ■ HIGH SPEED tPD = 8 ns (TYP.) AT VCC = 5 V ■ LOW POWER DISSIPATION I

DUAL 4-INPUT NAND GATE

DESCRIPTION The M54/74HC20 is a high speed CMOS DUAL 4-INPUT NAND GATE fabricated in silicon gate C2MOS technology. It has the same high speed performance of LSTTL combined with true CMOS low power consumption. ■ HIGH SPEED tPD = 8 ns (TYP.) AT VCC = 5 V ■ LOW POWER DISSIPATION I

DUAL 4-INPUT NAND GATE

DESCRIPTION The M54/74HC20 is a high speed CMOS DUAL 4-INPUT NAND GATE fabricated in silicon gate C2MOS technology. It has the same high speed performance of LSTTL combined with true CMOS low power consumption. ■ HIGH SPEED tPD = 8 ns (TYP.) AT VCC = 5 V ■ LOW POWER DISSIPATION I

DUAL 4-INPUT NAND GATE

DESCRIPTION The M54/74HC20 is a high speed CMOS DUAL 4-INPUT NAND GATE fabricated in silicon gate C2MOS technology. It has the same high speed performance of LSTTL combined with true CMOS low power consumption. ■ HIGH SPEED tPD = 8 ns (TYP.) AT VCC = 5 V ■ LOW POWER DISSIPATION I

封装/外壳：14-DIP（0.300"，7.62mm） 包装：卷带（TR） 描述：IC GATE NAND 2CH 4-INP 14DIP 集成电路（IC） 门和反相器

封装/外壳：14-SOIC（0.154"，3.90mm 宽） 包装：卷带（TR） 描述：IC GATE NAND 2CH 4-INP 14SO 集成电路（IC） 门和反相器

Dual 4-input NAND gate

1. General description The 74HC20 is a dual 4-input NAND gate. Inputs include clamp diodes. This enables the use of current limiting resistors to interface inputs to voltages in excess of VCC. 2. Features and benefits • Wide supply voltage range from 2.0 V to 6.0 V • CMOS low power dissipatio

High Speed CMOS Logic

Features High Speed: tPD = 11ns @ 6V (Typ.) Low Input Current: 1μA Output Drive Capability: 10 LSTTL loads Operating Voltage Range: 2V to 6V CMOS High Noise Immunity Function compatible with 74LS20.

Dual 4-input NAND gate

GENERAL DESCRIPTION The 74HC/HCT20 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7A. The 74HC/HCT20 provide the 4-input NAND function. FEATURES • Output capability: standard • I

Dual 4-input NAND gate

GENERAL DESCRIPTION The 74HC/HCT20 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7A. The 74HC/HCT20 provide the 4-input NAND function. FEATURES • Output capability: standard • I

High Speed CMOS Logic

文件：584.89 Kbytes Page：5 Pages