10 TO 4 LINE PRIORITY ENCODER

DESCRIPTION The M54/74HC147 is a high speed CMOS 10 TO 4 LINE PRIORITY ENCODER fabricated in silicon gate C2MOS technology. It has the same high speed performance of LSTTL combined with true CMOS low power consumption. This device features priority encoding of the inputs to ensure that only the

10 TO 4 LINE PRIORITY ENCODER

10 TO 4 LINE PRIORITY ENCODER

DESCRIPTION The M54/74HC147 is a high speed CMOS 10 TO 4 LINE PRIORITY ENCODER fabricated in silicon gate C2MOS technology. It has the same high speed performance of LSTTL combined with true CMOS low power consumption. This device features priority encoding of the inputs to ensure that only the

CDx4HC147, CD74HCT147 High-Speed CMOS Logic 10- to 4-Line Priority Encoder

1 Features • Buffered inputs and outputs • Typical propagation delay: 13ns at VCC = 5V, CL = 15pF, TA = 25oC • Fanout (over temperature range) – Bus driver outputs: 15 LSTTL loads • Wide operating temperature range: -55oC to 125oC • Balanced propagation delay and transition times • Signifi

High-Speed CMOS Logic 10- to 4-Line Priority Encoder

文件：348.07 Kbytes Page：13 Pages

High-Speed CMOS Logic 10- to 4-Line Priority Encoder

文件：400.71 Kbytes Page：16 Pages

High-Speed CMOS Logic 10- to 4-Line Priority Encoder

文件：492.32 Kbytes Page：15 Pages

High-Speed CMOS Logic 10- to 4-Line Priority Encoder

文件：522.159 Kbytes Page：15 Pages