 Programmable Architecture

 25k logic cells

 20 18 × 18 multipliers (in sysDSP™ blocks)

 1.9 Mb of embedded memory blocks (EBR,

LRAM)

 200 to 300 programmable sysI/O (High

Performance and Wide Range I/O)