位置:ISPLSI2032E-200LT44 > ISPLSI2032E-200LT44详情
ISPLSI2032E-200LT44中文资料
ISPLSI2032E-200LT44数据手册规格书PDF详情
Description
The ispLSI 2032E is a High Density Programmable Logic Device. The device contains 32 Registers, 32 Universal I/O pins, two Dedicated Input Pins, three Dedicated Clock Input Pins, one dedicated Global OE input pin and a Global Routing Pool (GRP). The GRP provides complete interconnectivity between all of these elements. The ispLSI 2032E features 5V in-system programmability and in-system diagnostic capabilities. The ispLSI 2032E offers non-volatile reprogrammability of the logic, as well as the interconnect to provide truly reconfigurable systems.
Features
• SuperFAST HIGH DENSITY IN-SYSTEM PROGRAMMABLE LOGIC
— 1000 PLD Gates
— 32 I/O Pins, Two Dedicated Inputs
— 32 Registers
— High Speed Global Interconnect
— Wide Input Gating for Fast Counters, State Machines, Address Decoders, etc.
— Small Logic Block Size for Random Logic
— 100 Functionally and JEDEC Upward Compatible with ispLSI 2032 Devices
• HIGH PERFORMANCE E2CMOS® TECHNOLOGY
— fmax = 225 MHz Maximum Operating Frequency
— tpd = 3.5 ns Propagation Delay
— TTL Compatible Inputs and Outputs
— 5V Programmable Logic Core
— ispJTAG™ In-System Programmable via IEEE 1149.1 (JTAG) Test Access Port
— User-Selectable 3.3V or 5V I/O (48-Pin Package Only) Supports Mixed Voltage Systems
— PCI Compatible Outputs (48-Pin Package Only)
— Open-Drain Output Option
— Electrically Erasable and Reprogrammable
— Non-Volatile
— Unused Product Term Shutdown Saves Power
• ispLSI OFFERS THE FOLLOWING ADDED FEATURES
— Increased Manufacturing Yields, Reduced Time-to Market and Improved Product Quality
— Reprogram Soldered Devices for Faster Prototyping
• OFFERS THE EASE OF USE AND FAST SYSTEM SPEED OF PLDs WITH THE DENSITY AND FLEXIBILITY OF FIELD PROGRAMMABLE GATE ARRAYS
— Complete Programmable Device Can Combine Glue Logic and Structured Designs
— Enhanced Pin Locking Capability
— Three Dedicated Clock Input Pins
— Synchronous and Asynchronous Clocks
— Programmable Output Slew Rate Control to Minimize Switching Noise
— Flexible Pin Placement
— Optimized Global Routing Pool Provides Global Interconnectivity
ISPLSI2032E-200LT44产品属性
- 类型
描述
- 型号
ISPLSI2032E-200LT44
- 制造商
LATTICE
- 制造商全称
Lattice Semiconductor
- 功能描述
In-System Programmable SuperFAST High Density PLD
供应商 | 型号 | 品牌 | 批号 | 封装 | 库存 | 备注 | 价格 |
---|---|---|---|---|---|---|---|
LATTICE |
23+ |
NA |
25060 |
只做进口原装,终端工厂免费送样 |
|||
LATTICE |
24+ |
QFP48 |
407 |
||||
LATTICE |
03/04+ |
QFP/48 |
407 |
原装现货海量库存欢迎咨询 |
|||
LATTICE |
24+ |
FPGA |
3412 |
原装现货 |
|||
LATTICE |
20+ |
QFP-48 |
250 |
就找我吧!--邀您体验愉快问购元件! |
|||
LATTICE |
05+ |
原厂原装 |
4430 |
只做全新原装真实现货供应 |
|||
LATTICE |
21+ |
QFP48 |
10000 |
原装现货假一罚十 |
|||
LATTICE |
23+ |
QFP48 |
8000 |
只做原装现货 |
|||
Lattice |
2318+ |
LQFP-48 |
4980 |
Lattice全系列进口原装特价 |
|||
LATTICE |
23+ |
QFP48 |
7000 |
ISPLSI2032E-200LT44 资料下载更多...
ISPLSI2032E-200LT44 芯片相关型号
- DSS-4832-102R
- DX20-20P-LNA
- DX20J-132SE-CP3
- DX31J-20P-LNA
- HY29LV160TF-12
- HY29LV160TF-70I
- HY29LV160TF-80
- HYB18S128800TFL-75
- HYB18T128800TFL-75
- HYB25S1G800TFL-75
- HYB39S1G800TFL-75
- ISPLSI2032E-110LT48
- ISPLSI2032E-180LJ44
- ISPLSI2032E-200LJ44
- ISPLSI2032E-225LJ44
- KP1020E
- KP1040
- L-809EYW
- LN242RP
- LTM-STR4
- M11B416256A
- M12L64322A
- MC68HC908JB8
- MC68HC908JB8FB
- MGA87563
- MLB470-1330A
- XC6204B31ADR
- XC6204B60ADR
- XC6204C11ADR
- XC6204D21ADR
Datasheet数据表PDF页码索引
- P1
- P2
- P3
- P4
- P5
- P6
- P7
- P8
- P9
- P10
- P11
- P12
- P13
- P14
- P15
- P16
- P17
- P18
- P19
- P20
- P21
- P22
- P23
- P24
- P25
- P26
- P27
- P28
- P29
- P30
- P31
- P32
- P33
- P34
- P35
- P36
- P37
- P38
- P39
- P40
- P41
- P42
- P43
- P44
- P45
- P46
- P47
- P48
- P49
- P50
- P51
- P52
- P53
- P54
- P55
- P56
- P57
- P58
- P59
- P60
- P61
- P62
- P63
- P64
- P65
- P66
- P67
- P68
- P69
- P70
- P71
- P72
- P73
- P74
- P75
- P76
- P77
- P78
- P79
- P80
- P81
- P82
- P83
- P84
- P85
- P86
- P87
- P88
- P89
- P90
- P91
- P92
- P93
- P94
- P95
- P96
- P97