位置:2064VL > 2064VL详情
2064VL中文资料
2064VL数据手册规格书PDF详情
Description
The ispLSI 2064VL is a High Density Programmable Logic Device available in 64 and 32 I/O-pin versions. The device contains 64 Registers, four Dedicated Input pins, three Dedicated Clock Input pins, two dedicated Global OE input pins and a Global Routing Pool (GRP).
Features
• SuperFAST HIGH DENSITY PROGRAMMABLE LOGIC
— 2000 PLD Gates
— 64 and 32 I/O Pin Versions, Four Dedicated Inputs
— 64 Registers
— High Speed Global Interconnect
— Wide Input Gating for Fast Counters, State
Machines, Address Decoders, etc.
— Small Logic Block Size for Random Logic
— 100 Functional, JEDEC and Pinout Compatible with
ispLSI 2064V and 2064VE Devices
• 2.5V LOW VOLTAGE 2064 ARCHITECTURE
— Interfaces with Standard 3.3V TTL Devices (Inputs
and I/Os are 3.3V Tolerant)
— 60 mA Typical Active Current
• HIGH-PERFORMANCE E2CMOS® TECHNOLOGY
— fmax = 165MHz Maximum Operating Frequency
— tpd = 5.5ns Propagation Delay
— Electrically Erasable and Reprogrammable
— Non-Volatile
— 100 Tested at Time of Manufacture
— Unused Product Term Shutdown Saves Power
• IN-SYSTEM PROGRAMMABLE
— 2.5V In-System Programmability (ISP™) Using
Boundary Scan Test Access Port (TAP)
— Open-Drain Output Option for Flexible Bus Interface
Capability, Allowing Easy Implementation of Wired-OR
or Bus Arbitration Logic
— Increased Manufacturing Yields, Reduced Time-toMarket
and Improved Product Quality
— Reprogram Soldered Devices for Faster Prototyping
• 100 IEEE 1149.1 BOUNDARY SCAN TESTABLE
• THE EASE OF USE AND FAST SYSTEM SPEED OF
PLDs WITH THE DENSITY AND FLEXIBILITY OF FPGAs
— Enhanced Pin Locking Capability
— Three Dedicated Clock Input Pins
— Synchronous and Asynchronous Clocks
— Programmable Output Slew Rate Control
— Flexible Pin Placement
— Optimized Global Routing Pool Provides Global
Interconnectivity
• ispDesignEXPERT™ – LOGIC COMPILER AND COMPLETE
ISP DEVICE DESIGN SYSTEMS FROM HDL
SYNTHESIS THROUGH IN-SYSTEM PROGRAMMING
— Superior Quality of Results
— Tightly Integrated with Leading CAE Vendor Tools
— Productivity Enhancing Timing Analyzer, Explore
Tools, Timing Simulator and ispANALYZER™
— PC and UNIX Platforms
2064VL产品属性
- 类型
描述
- 型号
2064VL
- 制造商
LATTICE
- 制造商全称
Lattice Semiconductor
- 功能描述
2.5V In-System Programmable SuperFAST⑩ High Density PLD
| 供应商 | 型号 | 品牌 | 批号 | 封装 | 库存 | 备注 | 价格 |
|---|---|---|---|---|---|---|---|
KeystoneElectronics |
新 |
5 |
全新原装 货期两周 |
||||
Keystone Electronics |
2022+ |
1 |
全新原装 货期两周 |
||||
TI |
24+ |
SOP-8 |
6430 |
原装现货/欢迎来电咨询 |
|||
TI/德州仪器 |
25+ |
SOP-8 |
15000 |
全新原装现货,价格优势 |
|||
TI/德州仪器 |
MSOP8 |
6698 |
|||||
KEYSTONE |
25+ |
连接器 |
2963 |
就找我吧!--邀您体验愉快问购元件! |
|||
TI |
2023+环保现货 |
MSOP8 |
4 |
专注军工、汽车、医疗、工业等方案配套一站式服务 |
|||
N/A |
2450+ |
SOT153-5 |
6540 |
只做原装正品现货或订货!终端客户免费申请样品! |
|||
CTS |
23+ |
NA |
806 |
专做原装正品,假一罚百! |
|||
206-5 |
25+ |
16 |
16 |
2064VL 资料下载更多...
2064VL 芯片相关型号
- 1032-60LT
- 1032-80LT
- 1032-90LJ
- 1032-90LT
- 1032E1111
- 1032E-80LT
- 1048EA
- 2192VE
- ISPGDX160V-5B272
- ISPGDX240VA-7B388
- ISPLSI1032-80LT
- ISPLSI1032-90LJ
- ISPLSI1032E-70LTI
- ISPLSI1032E-80LJ
- ISPLSI1032E-90LT
- ISPLSI1048EA-100LQ128
- ISPLSI1048EA-125LT128
- ISPLSI2032VE-180LT44
- ISPLSI2032VL-110LT48
- ISPLSI2032VL-135LB49
- ISPLSI2032VL-135LT44I
- ISPLSI2096VL
- ISPLSI2096VL-165LT128
- ISPLSI2128VE-250LT176
- ISPLSI2192VE-100-L-T128
- LSFB44-429-800K0
- MSFC12-83-026K0
- TCXO-205CA
- VCXO-105N
- VCXO-252J
LATTICE相关芯片制造商
Datasheet数据表PDF页码索引
- P1
- P2
- P3
- P4
- P5
- P6
- P7
- P8
- P9
- P10
- P11
- P12
- P13
- P14
- P15
- P16
- P17
- P18
- P19
- P20
- P21
- P22
- P23
- P24
- P25
- P26
- P27
- P28
- P29
- P30
- P31
- P32
- P33
- P34
- P35
- P36
- P37
- P38
- P39
- P40
- P41
- P42
- P43
- P44
- P45
- P46
- P47
- P48
- P49
- P50
- P51
- P52
- P53
- P54
- P55
- P56
- P57
- P58
- P59
- P60
- P61
- P62
- P63
- P64
- P65
- P66
- P67
- P68
- P69
- P70
- P71
- P72
- P73
- P74
- P75
- P76
- P77
- P78
- P79
- P80
- P81
- P82
- P83
- P84
- P85
- P86
- P87
- P88
- P89
- P90
- P91
- P92
- P93
- P94
- P95
- P96
- P97
- P98
- P99
- P100
- P101
- P102
- P103
- P104
- P105
- P106
- P107
