LMK04610 Ultra-Low Noise and Low Power JESD204B Compliant Clock Jitter Cleaner With Dual-Loop PLLs

1 Features 1• Dual-loop PLL architecture • Ultra low noise (10 kHz to 20 MHz): – 48-fs RMS jitter at 1966.08 MHz – 50-fs RMS jitter at 983.04 MHz – 61-fs RMS jitter at 122.88 MHz • –165-dBc/Hz noise floor at 122.88 MHz • JESD204B support – Single shot, pulsed, and continuous SYSREF • 10 d

Ultra-Low Noise and Low Power JESD204B Compliant Clock Jitter Cleaner With Dual Loop PLLs

文件：1.84212 Mbytes Page：128 Pages

符合 JESD204B 标准的超低噪声和低功耗时钟抖动消除器

封装/外壳：144-LFBGA 包装：托盘 描述：IC JITTER CLEANER 144NFBGA 集成电路（IC） 时钟发生器，PLL，频率合成器

Ultra-Low Noise and Low Power JESD204B Compliant Clock Jitter Cleaner With Dual Loop PLLs

文件：1.84212 Mbytes Page：128 Pages

Ultra-Low Noise and Low Power JESD204B Compliant Clock Jitter Cleaner With Dual Loop PLLs

文件：1.84212 Mbytes Page：128 Pages

封装/外壳：144-LFBGA 包装：托盘 描述：IC JITTER CLEANER 144NFBGA 集成电路（IC） 时钟发生器，PLL，频率合成器