Multi-Rate Video Clock Generator with Genlock

文件：504.41 Kbytes Page：28 Pages

LMH1982 Multi-Rate Video Clock Generator With Genlock

1 Features 1• Two Simultaneous LVDS Output Clocks with Selectable Frequencies and Hi-Z Capability: – SD Clock: 27 MHz or 67.5 MHz – HD Clock: 74.25 MHz, 74.25/1.001 MHz, 148.5 MHz or 148.5/1.001 MHz • Low-Jitter Output Clocks May Be Directly Connected to an FPGA Serializer to Meet SMPTE SD

LMH1982 Multi-Rate Video Clock Generator With Genlock

1 Features 1• Two Simultaneous LVDS Output Clocks with Selectable Frequencies and Hi-Z Capability: – SD Clock: 27 MHz or 67.5 MHz – HD Clock: 74.25 MHz, 74.25/1.001 MHz, 148.5 MHz or 148.5/1.001 MHz • Low-Jitter Output Clocks May Be Directly Connected to an FPGA Serializer to Meet SMPTE SD

LMH1982 Multi-Rate Video Clock Generator With Genlock

1 Features 1• Two Simultaneous LVDS Output Clocks with Selectable Frequencies and Hi-Z Capability: – SD Clock: 27 MHz or 67.5 MHz – HD Clock: 74.25 MHz, 74.25/1.001 MHz, 148.5 MHz or 148.5/1.001 MHz • Low-Jitter Output Clocks May Be Directly Connected to an FPGA Serializer to Meet SMPTE SD

LMH1982 Multi-Rate Video Clock Generator With Genlock

1 Features 1• Two Simultaneous LVDS Output Clocks with Selectable Frequencies and Hi-Z Capability: – SD Clock: 27 MHz or 67.5 MHz – HD Clock: 74.25 MHz, 74.25/1.001 MHz, 148.5 MHz or 148.5/1.001 MHz • Low-Jitter Output Clocks May Be Directly Connected to an FPGA Serializer to Meet SMPTE SD

LMH1982 Multi-Rate Video Clock Generator With Genlock

1 Features 1• Two Simultaneous LVDS Output Clocks with Selectable Frequencies and Hi-Z Capability: – SD Clock: 27 MHz or 67.5 MHz – HD Clock: 74.25 MHz, 74.25/1.001 MHz, 148.5 MHz or 148.5/1.001 MHz • Low-Jitter Output Clocks May Be Directly Connected to an FPGA Serializer to Meet SMPTE SD

LMH1982 Multi-Rate Video Clock Generator With Genlock

1 Features 1• Two Simultaneous LVDS Output Clocks with Selectable Frequencies and Hi-Z Capability: – SD Clock: 27 MHz or 67.5 MHz – HD Clock: 74.25 MHz, 74.25/1.001 MHz, 148.5 MHz or 148.5/1.001 MHz • Low-Jitter Output Clocks May Be Directly Connected to an FPGA Serializer to Meet SMPTE SD

Multi-Rate Video Clock Generator with Genlock

文件：1.02867 Mbytes Page：43 Pages

Multi-Rate Video Clock Generator with Genlock

文件：504.41 Kbytes Page：28 Pages

Multi-Rate Video Clock Generator with Genlock

文件：1.02867 Mbytes Page：43 Pages

封装/外壳：32-WFQFN 裸露焊盘 功能：发生器 包装：托盘 描述：IC VIDEO CLOCK GENERATOR 32WQFN 集成电路（IC） 视频处理

功能：视频处理 包装：盒 描述：BOARD EVAL FOR LMH1982SQE 开发板，套件，编程器 评估和演示板及套件

Multi-Rate Video Clock Generator with Genlock

文件：1.02867 Mbytes Page：43 Pages

Multi-Rate Video Clock Generator with Genlock

文件：1.02867 Mbytes Page：43 Pages

Multi-Rate Video Clock Generator with Genlock

文件：1.02867 Mbytes Page：43 Pages

Multi-Rate Video Clock Generator with Genlock

文件：504.41 Kbytes Page：28 Pages

Multi-Rate Video Clock Generator with Genlock

文件：1.02867 Mbytes Page：43 Pages

Multi-Rate Video Clock Generator with Genlock

文件：1.02867 Mbytes Page：43 Pages

Channel Photomultipliers

Features • Ultra high anode sensitivity up to 107 A/W • Extremely low dark current, typically 3pA @ 106 gain • Very low equivalent noise input (down to 10 -17 W) • Very high stability in dark current (no ”bursts”) • High gain exceeding 108 • Very high dynamic range • Compact dimensions • W

Channel Photomultipliers

Features • Ultra high anode sensitivity up to 107 A/W • Extremely low dark current, typically 3pA @ 106 gain • Very low equivalent noise input (down to 10 -17 W) • Very high stability in dark current (no ”bursts”) • High gain exceeding 108 • Very high dynamic range • Compact dimensions • W

Heyco® Foam Washers

文件：94.33 Kbytes Page：1 Pages

PLL Module

文件：162.66 Kbytes Page：1 Pages

T-3 Double Slide Base Halogen Lamps

文件：240.57 Kbytes Page：1 Pages