EPITAXIAL PLANAR NPN TRANSISTOR (TV TUNER, UHF OSCILLATOR, TVTUNER UHF CONVERTER)

TV TUNER, UHF OSCILLATOR APPLICATION. (COMMON BASE) TV TUNER, UHF CONVERTER APPLICATION. (COMMON BASE) FEATURES • High Transition Frequency : fT=1500MHz (Typ.). • Excellent hFE Linearity.

USM PACKAGE

文件：21.18 Kbytes Page：1 Pages

NPN transistor for TV tuner, UHF oscillator application (common base), TV tuner, UHF converter application (common base)

USM PACKAGE

文件：21.18 Kbytes Page：1 Pages

8-STAGE STATIC SHIFT REGISTERS

DESCRIPTION The HCC4014B, HCC4021B (extended temperature range) and the HCF4014B, HCF4021B (intermediate temperature range) are monolithic integrated circuits, available in 16-lead dual in-line plastic or ceramic package and plastic micro package. 4014B SYNCHRONOUS PARALLEL OR SERIAL INPUT/

8-STAGE STATIC SHIFT REGISTERS

DESCRIPTION The HCC4014B, HCC4021B (extended temperature range) and the HCF4014B, HCF4021B (intermediate temperature range) are monolithic integrated circuits, available in 16-lead dual in-line plastic or ceramic package and plastic micro package. 4014B SYNCHRONOUS PARALLEL OR SERIAL INPUT/

8-STAGE STATIC SHIFT REGISTERS

DESCRIPTION The HCC4014B, HCC4021B (extended temperature range) and the HCF4014B, HCF4021B (intermediate temperature range) are monolithic integrated circuits, available in 16-lead dual in-line plastic or ceramic package and plastic micro package. 4014B SYNCHRONOUS PARALLEL OR SERIAL INPUT/

8-bit static shift register

DESCRIPTION The HEF4021B is an 8-bit static shift register (parallel-to-serial converter) with a synchronous serial data input (DS), a clock input (CP), an asynchronous active HIGH parallel load input (PL), eight asynchronous parallel data inputs (P0 to P7) and buffered parallel outputs from th

8-bit static shift register

DESCRIPTION The HEF4021B is an 8-bit static shift register (parallel-to-serial converter) with a synchronous serial data input (DS), a clock input (CP), an asynchronous active HIGH parallel load input (PL), eight asynchronous parallel data inputs (P0 to P7) and buffered parallel outputs from th