K4H511638资料使用说明书全球贸易商三星-IC资料网

您好,欢迎来到114ic资料网！

114ic电子网登录注册

芯片资料

数据手册
丝印反查
库存查询
行业新闻
生产厂家
替换型号
晶体管

精确

K4H511638价格

参考价格：￥149.8562

型号：K4H511638B-TCCC000 品牌：Samsung 备注：这里有K4H511638多少钱，2025年最近7天走势，今日出价，今日竞价，K4H511638批发/采购报价，K4H511638行情走势销售排行榜，K4H511638报价。

型号	功能描述	生产厂家企业	LOGO
K4H511638	512Mb C-die DDR SDRAM Specification 文件：212.57 Kbytes Page：24 Pages	Samsung 三星	Samsung
K4H511638A-TCA0	128Mb DDR SDRAM Features • Double-data-rate architecture; two data transfers per clock cycle • Bidirectional data strobe(DQS) • Four banks operation • Differential clock inputs(CK and CK) • DLL aligns DQ and DQS transition with CK transition • MRS cycle with address key programs -. Read latency 2, 2.5 (	Samsung 三星	Samsung
K4H511638A-TCA2	128Mb DDR SDRAM Features • Double-data-rate architecture; two data transfers per clock cycle • Bidirectional data strobe(DQS) • Four banks operation • Differential clock inputs(CK and CK) • DLL aligns DQ and DQS transition with CK transition • MRS cycle with address key programs -. Read latency 2, 2.5 (	Samsung 三星	Samsung
K4H511638A-TCB0	128Mb DDR SDRAM Features • Double-data-rate architecture; two data transfers per clock cycle • Bidirectional data strobe(DQS) • Four banks operation • Differential clock inputs(CK and CK) • DLL aligns DQ and DQS transition with CK transition • MRS cycle with address key programs -. Read latency 2, 2.5 (	Samsung 三星	Samsung
K4H511638A-TLA0	128Mb DDR SDRAM Features • Double-data-rate architecture; two data transfers per clock cycle • Bidirectional data strobe(DQS) • Four banks operation • Differential clock inputs(CK and CK) • DLL aligns DQ and DQS transition with CK transition • MRS cycle with address key programs -. Read latency 2, 2.5 (	Samsung 三星	Samsung
K4H511638A-TLA2	128Mb DDR SDRAM Features • Double-data-rate architecture; two data transfers per clock cycle • Bidirectional data strobe(DQS) • Four banks operation • Differential clock inputs(CK and CK) • DLL aligns DQ and DQS transition with CK transition • MRS cycle with address key programs -. Read latency 2, 2.5 (	Samsung 三星	Samsung
K4H511638A-TLB0	128Mb DDR SDRAM Features • Double-data-rate architecture; two data transfers per clock cycle • Bidirectional data strobe(DQS) • Four banks operation • Differential clock inputs(CK and CK) • DLL aligns DQ and DQS transition with CK transition • MRS cycle with address key programs -. Read latency 2, 2.5 (	Samsung 三星	Samsung
K4H511638B-TC/LA2	512Mb B-die DDR SDRAM Specification Key Features • VDD : 2.5V ± 0.2V, VDDQ : 2.5V ± 0.2V for DDR266, 333 • VDD : 2.6V ± 0.1V, VDDQ : 2.6V ± 0.1V for DDR400 • Double-data-rate architecture; two data transfers per clock cycle • Bidirectional data strobe [DQS] (x4,x8) & [L(U)DQS] (x16) • Four banks operation • Differential cl	Samsung 三星	Samsung
K4H511638B-TC/LB0	512Mb B-die DDR SDRAM Specification Key Features • VDD : 2.5V ± 0.2V, VDDQ : 2.5V ± 0.2V for DDR266, 333 • VDD : 2.6V ± 0.1V, VDDQ : 2.6V ± 0.1V for DDR400 • Double-data-rate architecture; two data transfers per clock cycle • Bidirectional data strobe [DQS] (x4,x8) & [L(U)DQS] (x16) • Four banks operation • Differential cl	Samsung 三星	Samsung
K4H511638B-TC/LB3	512Mb B-die DDR SDRAM Specification Key Features • VDD : 2.5V ± 0.2V, VDDQ : 2.5V ± 0.2V for DDR266, 333 • VDD : 2.6V ± 0.1V, VDDQ : 2.6V ± 0.1V for DDR400 • Double-data-rate architecture; two data transfers per clock cycle • Bidirectional data strobe [DQS] (x4,x8) & [L(U)DQS] (x16) • Four banks operation • Differential cl	Samsung 三星	Samsung
K4H511638B-TC/LCC	512Mb B-die DDR SDRAM Specification Key Features • VDD : 2.5V ± 0.2V, VDDQ : 2.5V ± 0.2V for DDR266, 333 • VDD : 2.6V ± 0.1V, VDDQ : 2.6V ± 0.1V for DDR400 • Double-data-rate architecture; two data transfers per clock cycle • Bidirectional data strobe [DQS] (x4,x8) & [L(U)DQS] (x16) • Four banks operation • Differential cl	Samsung 三星	Samsung
K4H511638B-TCA0	128Mb DDR SDRAM Features • Double-data-rate architecture; two data transfers per clock cycle • Bidirectional data strobe(DQS) • Four banks operation • Differential clock inputs(CK and CK) • DLL aligns DQ and DQS transition with CK transition • MRS cycle with address key programs -. Read latency 2, 2.5 (	Samsung 三星	Samsung
K4H511638B-TCA2	128Mb DDR SDRAM Features • Double-data-rate architecture; two data transfers per clock cycle • Bidirectional data strobe(DQS) • Four banks operation • Differential clock inputs(CK and CK) • DLL aligns DQ and DQS transition with CK transition • MRS cycle with address key programs -. Read latency 2, 2.5 (	Samsung 三星	Samsung
K4H511638B-TCB0	128Mb DDR SDRAM Features • Double-data-rate architecture; two data transfers per clock cycle • Bidirectional data strobe(DQS) • Four banks operation • Differential clock inputs(CK and CK) • DLL aligns DQ and DQS transition with CK transition • MRS cycle with address key programs -. Read latency 2, 2.5 (	Samsung 三星	Samsung
K4H511638B-TCSLASHLA2	512Mb B-die DDR SDRAM Specification Key Features • VDD : 2.5V ± 0.2V, VDDQ : 2.5V ± 0.2V for DDR266, 333 • VDD : 2.6V ± 0.1V, VDDQ : 2.6V ± 0.1V for DDR400 • Double-data-rate architecture; two data transfers per clock cycle • Bidirectional data strobe [DQS] (x4,x8) & [L(U)DQS] (x16) • Four banks operation • Differential cl	Samsung 三星	Samsung
K4H511638B-TCSLASHLB0	512Mb B-die DDR SDRAM Specification Key Features • VDD : 2.5V ± 0.2V, VDDQ : 2.5V ± 0.2V for DDR266, 333 • VDD : 2.6V ± 0.1V, VDDQ : 2.6V ± 0.1V for DDR400 • Double-data-rate architecture; two data transfers per clock cycle • Bidirectional data strobe [DQS] (x4,x8) & [L(U)DQS] (x16) • Four banks operation • Differential cl	Samsung 三星	Samsung
K4H511638B-TCSLASHLB3	512Mb B-die DDR SDRAM Specification Key Features • VDD : 2.5V ± 0.2V, VDDQ : 2.5V ± 0.2V for DDR266, 333 • VDD : 2.6V ± 0.1V, VDDQ : 2.6V ± 0.1V for DDR400 • Double-data-rate architecture; two data transfers per clock cycle • Bidirectional data strobe [DQS] (x4,x8) & [L(U)DQS] (x16) • Four banks operation • Differential cl	Samsung 三星	Samsung
K4H511638B-TCSLASHLCC	512Mb B-die DDR SDRAM Specification Key Features • VDD : 2.5V ± 0.2V, VDDQ : 2.5V ± 0.2V for DDR266, 333 • VDD : 2.6V ± 0.1V, VDDQ : 2.6V ± 0.1V for DDR400 • Double-data-rate architecture; two data transfers per clock cycle • Bidirectional data strobe [DQS] (x4,x8) & [L(U)DQS] (x16) • Four banks operation • Differential cl	Samsung 三星	Samsung
K4H511638B-TLA0	128Mb DDR SDRAM Features • Double-data-rate architecture; two data transfers per clock cycle • Bidirectional data strobe(DQS) • Four banks operation • Differential clock inputs(CK and CK) • DLL aligns DQ and DQS transition with CK transition • MRS cycle with address key programs -. Read latency 2, 2.5 (	Samsung 三星	Samsung
K4H511638B-TLA2	128Mb DDR SDRAM Features • Double-data-rate architecture; two data transfers per clock cycle • Bidirectional data strobe(DQS) • Four banks operation • Differential clock inputs(CK and CK) • DLL aligns DQ and DQS transition with CK transition • MRS cycle with address key programs -. Read latency 2, 2.5 (	Samsung 三星	Samsung
K4H511638B-TLB0	128Mb DDR SDRAM Features • Double-data-rate architecture; two data transfers per clock cycle • Bidirectional data strobe(DQS) • Four banks operation • Differential clock inputs(CK and CK) • DLL aligns DQ and DQS transition with CK transition • MRS cycle with address key programs -. Read latency 2, 2.5 (	Samsung 三星	Samsung
K4H511638B-UC/LA2	512Mb B-die DDR SDRAM Specification Key Features • VDD : 2.5V ± 0.2V, VDDQ : 2.5V ± 0.2V for DDR266, 333 • VDD : 2.6V ± 0.1V, VDDQ : 2.6V ± 0.1V for DDR400 • Double-data-rate architecture; two data transfers per clock cycle • Bidirectional data strobe [DQS] (x4,x8) & [L(U)DQS] (x16) • Four banks operation • Differential cl	Samsung 三星	Samsung
K4H511638B-UC/LB0	512Mb B-die DDR SDRAM Specification Key Features • VDD : 2.5V ± 0.2V, VDDQ : 2.5V ± 0.2V for DDR266, 333 • VDD : 2.6V ± 0.1V, VDDQ : 2.6V ± 0.1V for DDR400 • Double-data-rate architecture; two data transfers per clock cycle • Bidirectional data strobe [DQS] (x4,x8) & [L(U)DQS] (x16) • Four banks operation • Differential cl	Samsung 三星	Samsung
K4H511638B-UC/LB3	512Mb B-die DDR SDRAM Specification Key Features • VDD : 2.5V ± 0.2V, VDDQ : 2.5V ± 0.2V for DDR266, 333 • VDD : 2.6V ± 0.1V, VDDQ : 2.6V ± 0.1V for DDR400 • Double-data-rate architecture; two data transfers per clock cycle • Bidirectional data strobe [DQS] (x4,x8) & [L(U)DQS] (x16) • Four banks operation • Differential cl	Samsung 三星	Samsung
K4H511638B-UC/LCC	512Mb B-die DDR SDRAM Specification Key Features • VDD : 2.5V ± 0.2V, VDDQ : 2.5V ± 0.2V for DDR266, 333 • VDD : 2.6V ± 0.1V, VDDQ : 2.6V ± 0.1V for DDR400 • Double-data-rate architecture; two data transfers per clock cycle • Bidirectional data strobe [DQS] (x4,x8) & [L(U)DQS] (x16) • Four banks operation • Differential cl	Samsung 三星	Samsung
K4H511638B-UCSLASHLA2	512Mb B-die DDR SDRAM Specification Key Features • VDD : 2.5V ± 0.2V, VDDQ : 2.5V ± 0.2V for DDR266, 333 • VDD : 2.6V ± 0.1V, VDDQ : 2.6V ± 0.1V for DDR400 • Double-data-rate architecture; two data transfers per clock cycle • Bidirectional data strobe [DQS] (x4,x8) & [L(U)DQS] (x16) • Four banks operation • Differential cl	Samsung 三星	Samsung
K4H511638B-UCSLASHLB0	512Mb B-die DDR SDRAM Specification Key Features • VDD : 2.5V ± 0.2V, VDDQ : 2.5V ± 0.2V for DDR266, 333 • VDD : 2.6V ± 0.1V, VDDQ : 2.6V ± 0.1V for DDR400 • Double-data-rate architecture; two data transfers per clock cycle • Bidirectional data strobe [DQS] (x4,x8) & [L(U)DQS] (x16) • Four banks operation • Differential cl	Samsung 三星	Samsung
K4H511638B-UCSLASHLB3	512Mb B-die DDR SDRAM Specification Key Features • VDD : 2.5V ± 0.2V, VDDQ : 2.5V ± 0.2V for DDR266, 333 • VDD : 2.6V ± 0.1V, VDDQ : 2.6V ± 0.1V for DDR400 • Double-data-rate architecture; two data transfers per clock cycle • Bidirectional data strobe [DQS] (x4,x8) & [L(U)DQS] (x16) • Four banks operation • Differential cl	Samsung 三星	Samsung
K4H511638B-UCSLASHLCC	512Mb B-die DDR SDRAM Specification Key Features • VDD : 2.5V ± 0.2V, VDDQ : 2.5V ± 0.2V for DDR266, 333 • VDD : 2.6V ± 0.1V, VDDQ : 2.6V ± 0.1V for DDR400 • Double-data-rate architecture; two data transfers per clock cycle • Bidirectional data strobe [DQS] (x4,x8) & [L(U)DQS] (x16) • Four banks operation • Differential cl	Samsung 三星	Samsung
K4H511638C-TCA0	128Mb DDR SDRAM Features • Double-data-rate architecture; two data transfers per clock cycle • Bidirectional data strobe(DQS) • Four banks operation • Differential clock inputs(CK and CK) • DLL aligns DQ and DQS transition with CK transition • MRS cycle with address key programs -. Read latency 2, 2.5 (	Samsung 三星	Samsung
K4H511638C-TCA2	128Mb DDR SDRAM Features • Double-data-rate architecture; two data transfers per clock cycle • Bidirectional data strobe(DQS) • Four banks operation • Differential clock inputs(CK and CK) • DLL aligns DQ and DQS transition with CK transition • MRS cycle with address key programs -. Read latency 2, 2.5 (	Samsung 三星	Samsung
K4H511638C-TCB0	128Mb DDR SDRAM Features • Double-data-rate architecture; two data transfers per clock cycle • Bidirectional data strobe(DQS) • Four banks operation • Differential clock inputs(CK and CK) • DLL aligns DQ and DQS transition with CK transition • MRS cycle with address key programs -. Read latency 2, 2.5 (	Samsung 三星	Samsung
K4H511638C-TLA0	128Mb DDR SDRAM Features • Double-data-rate architecture; two data transfers per clock cycle • Bidirectional data strobe(DQS) • Four banks operation • Differential clock inputs(CK and CK) • DLL aligns DQ and DQS transition with CK transition • MRS cycle with address key programs -. Read latency 2, 2.5 (	Samsung 三星	Samsung
K4H511638C-TLA2	128Mb DDR SDRAM Features • Double-data-rate architecture; two data transfers per clock cycle • Bidirectional data strobe(DQS) • Four banks operation • Differential clock inputs(CK and CK) • DLL aligns DQ and DQS transition with CK transition • MRS cycle with address key programs -. Read latency 2, 2.5 (	Samsung 三星	Samsung
K4H511638C-TLB0	128Mb DDR SDRAM Features • Double-data-rate architecture; two data transfers per clock cycle • Bidirectional data strobe(DQS) • Four banks operation • Differential clock inputs(CK and CK) • DLL aligns DQ and DQS transition with CK transition • MRS cycle with address key programs -. Read latency 2, 2.5 (	Samsung 三星	Samsung
K4H511638D	512Mb D-die DDR SDRAM Specification 66 TSOP-II with Pb-Free (RoHS compliant) Key Features • VDD : 2.5V ± 0.2V, VDDQ : 2.5V ± 0.2V for DDR266, 333 • VDD : 2.6V ± 0.1V, VDDQ : 2.6V ± 0.1V for DDR400 • Double-data-rate architecture; two data transfers per clock cycle • Bidirectional data strobe [DQS] (x4,x8) & [L(U)DQS] (x16) • Four banks operation • Dif	Samsung 三星	Samsung
K4H511638D	DDR SDRAM Product Guide Consumer Memory	Samsung 三星	Samsung
K4H511638D	512Mb D-die DDR SDRAM Specification Key Features • VDD : 2.5V ± 0.2V, VDDQ : 2.5V ± 0.2V for DDR266, 333 • VDD : 2.6V ± 0.1V, VDDQ : 2.6V ± 0.1V for DDR400 • Double-data-rate architecture; two data transfers per clock cycle • Bidirectional data strobe [DQS] (x4,x8) & [L(U)DQS] (x16) • Four banks operation • Dif	Samsung 三星	Samsung
K4H511638D-LA2	512Mb D-die DDR SDRAM Specification 66 TSOP-II with Pb-Free (RoHS compliant) Key Features • VDD : 2.5V ± 0.2V, VDDQ : 2.5V ± 0.2V for DDR266, 333 • VDD : 2.6V ± 0.1V, VDDQ : 2.6V ± 0.1V for DDR400 • Double-data-rate architecture; two data transfers per clock cycle • Bidirectional data strobe [DQS] (x4,x8) & [L(U)DQS] (x16) • Four banks operation • Dif	Samsung 三星	Samsung
K4H511638D-LB0	512Mb D-die DDR SDRAM Specification 66 TSOP-II with Pb-Free (RoHS compliant) Key Features • VDD : 2.5V ± 0.2V, VDDQ : 2.5V ± 0.2V for DDR266, 333 • VDD : 2.6V ± 0.1V, VDDQ : 2.6V ± 0.1V for DDR400 • Double-data-rate architecture; two data transfers per clock cycle • Bidirectional data strobe [DQS] (x4,x8) & [L(U)DQS] (x16) • Four banks operation • Dif	Samsung 三星	Samsung
K4H511638D-LB3	512Mb D-die DDR SDRAM Specification 66 TSOP-II with Pb-Free (RoHS compliant) Key Features • VDD : 2.5V ± 0.2V, VDDQ : 2.5V ± 0.2V for DDR266, 333 • VDD : 2.6V ± 0.1V, VDDQ : 2.6V ± 0.1V for DDR400 • Double-data-rate architecture; two data transfers per clock cycle • Bidirectional data strobe [DQS] (x4,x8) & [L(U)DQS] (x16) • Four banks operation • Dif	Samsung 三星	Samsung
K4H511638D-LCC	512Mb D-die DDR SDRAM Specification 66 TSOP-II with Pb-Free (RoHS compliant) Key Features • VDD : 2.5V ± 0.2V, VDDQ : 2.5V ± 0.2V for DDR266, 333 • VDD : 2.6V ± 0.1V, VDDQ : 2.6V ± 0.1V for DDR400 • Double-data-rate architecture; two data transfers per clock cycle • Bidirectional data strobe [DQS] (x4,x8) & [L(U)DQS] (x16) • Four banks operation • Dif	Samsung 三星	Samsung
K4H511638D-TCA0	128Mb DDR SDRAM Features • Double-data-rate architecture; two data transfers per clock cycle • Bidirectional data strobe(DQS) • Four banks operation • Differential clock inputs(CK and CK) • DLL aligns DQ and DQS transition with CK transition • MRS cycle with address key programs -. Read latency 2, 2.5 (	Samsung 三星	Samsung
K4H511638D-TCA2	128Mb DDR SDRAM Features • Double-data-rate architecture; two data transfers per clock cycle • Bidirectional data strobe(DQS) • Four banks operation • Differential clock inputs(CK and CK) • DLL aligns DQ and DQS transition with CK transition • MRS cycle with address key programs -. Read latency 2, 2.5 (	Samsung 三星	Samsung
K4H511638D-TCB0	128Mb DDR SDRAM Features • Double-data-rate architecture; two data transfers per clock cycle • Bidirectional data strobe(DQS) • Four banks operation • Differential clock inputs(CK and CK) • DLL aligns DQ and DQS transition with CK transition • MRS cycle with address key programs -. Read latency 2, 2.5 (	Samsung 三星	Samsung
K4H511638D-TLA0	128Mb DDR SDRAM Features • Double-data-rate architecture; two data transfers per clock cycle • Bidirectional data strobe(DQS) • Four banks operation • Differential clock inputs(CK and CK) • DLL aligns DQ and DQS transition with CK transition • MRS cycle with address key programs -. Read latency 2, 2.5 (	Samsung 三星	Samsung
K4H511638D-TLA2	128Mb DDR SDRAM Features • Double-data-rate architecture; two data transfers per clock cycle • Bidirectional data strobe(DQS) • Four banks operation • Differential clock inputs(CK and CK) • DLL aligns DQ and DQS transition with CK transition • MRS cycle with address key programs -. Read latency 2, 2.5 (	Samsung 三星	Samsung
K4H511638D-TLB0	128Mb DDR SDRAM Features • Double-data-rate architecture; two data transfers per clock cycle • Bidirectional data strobe(DQS) • Four banks operation • Differential clock inputs(CK and CK) • DLL aligns DQ and DQS transition with CK transition • MRS cycle with address key programs -. Read latency 2, 2.5 (	Samsung 三星	Samsung
K4H511638D-UC/LA2	512Mb D-die DDR SDRAM Specification 66 TSOP-II with Pb-Free (RoHS compliant) Key Features • VDD : 2.5V ± 0.2V, VDDQ : 2.5V ± 0.2V for DDR266, 333 • VDD : 2.6V ± 0.1V, VDDQ : 2.6V ± 0.1V for DDR400 • Double-data-rate architecture; two data transfers per clock cycle • Bidirectional data strobe [DQS] (x4,x8) & [L(U)DQS] (x16) • Four banks operation • Dif	Samsung 三星	Samsung
K4H511638D-UC/LA2	512Mb D-die DDR SDRAM Specification Key Features • VDD : 2.5V ± 0.2V, VDDQ : 2.5V ± 0.2V for DDR266, 333 • VDD : 2.6V ± 0.1V, VDDQ : 2.6V ± 0.1V for DDR400 • Double-data-rate architecture; two data transfers per clock cycle • Bidirectional data strobe [DQS] (x4,x8) & [L(U)DQS] (x16) • Four banks operation • Dif	Samsung 三星	Samsung
K4H511638D-UC/LB0	512Mb D-die DDR SDRAM Specification Key Features • VDD : 2.5V ± 0.2V, VDDQ : 2.5V ± 0.2V for DDR266, 333 • VDD : 2.6V ± 0.1V, VDDQ : 2.6V ± 0.1V for DDR400 • Double-data-rate architecture; two data transfers per clock cycle • Bidirectional data strobe [DQS] (x4,x8) & [L(U)DQS] (x16) • Four banks operation • Dif	Samsung 三星	Samsung
K4H511638D-UC/LB0	512Mb D-die DDR SDRAM Specification 66 TSOP-II with Pb-Free (RoHS compliant) Key Features • VDD : 2.5V ± 0.2V, VDDQ : 2.5V ± 0.2V for DDR266, 333 • VDD : 2.6V ± 0.1V, VDDQ : 2.6V ± 0.1V for DDR400 • Double-data-rate architecture; two data transfers per clock cycle • Bidirectional data strobe [DQS] (x4,x8) & [L(U)DQS] (x16) • Four banks operation • Dif	Samsung 三星	Samsung
K4H511638D-UC/LB3	512Mb D-die DDR SDRAM Specification 66 TSOP-II with Pb-Free (RoHS compliant) Key Features • VDD : 2.5V ± 0.2V, VDDQ : 2.5V ± 0.2V for DDR266, 333 • VDD : 2.6V ± 0.1V, VDDQ : 2.6V ± 0.1V for DDR400 • Double-data-rate architecture; two data transfers per clock cycle • Bidirectional data strobe [DQS] (x4,x8) & [L(U)DQS] (x16) • Four banks operation • Dif	Samsung 三星	Samsung
K4H511638D-UC/LB3	512Mb D-die DDR SDRAM Specification Key Features • VDD : 2.5V ± 0.2V, VDDQ : 2.5V ± 0.2V for DDR266, 333 • VDD : 2.6V ± 0.1V, VDDQ : 2.6V ± 0.1V for DDR400 • Double-data-rate architecture; two data transfers per clock cycle • Bidirectional data strobe [DQS] (x4,x8) & [L(U)DQS] (x16) • Four banks operation • Dif	Samsung 三星	Samsung
K4H511638D-UC/LCC	512Mb D-die DDR SDRAM Specification 66 TSOP-II with Pb-Free (RoHS compliant) Key Features • VDD : 2.5V ± 0.2V, VDDQ : 2.5V ± 0.2V for DDR266, 333 • VDD : 2.6V ± 0.1V, VDDQ : 2.6V ± 0.1V for DDR400 • Double-data-rate architecture; two data transfers per clock cycle • Bidirectional data strobe [DQS] (x4,x8) & [L(U)DQS] (x16) • Four banks operation • Dif	Samsung 三星	Samsung
K4H511638D-UC/LCC	512Mb D-die DDR SDRAM Specification Key Features • VDD : 2.5V ± 0.2V, VDDQ : 2.5V ± 0.2V for DDR266, 333 • VDD : 2.6V ± 0.1V, VDDQ : 2.6V ± 0.1V for DDR400 • Double-data-rate architecture; two data transfers per clock cycle • Bidirectional data strobe [DQS] (x4,x8) & [L(U)DQS] (x16) • Four banks operation • Dif	Samsung 三星	Samsung
K4H511638D-UC0	512Mb D-die DDR SDRAM Specification 66 TSOP-II with Pb-Free (RoHS compliant) Key Features • VDD : 2.5V ± 0.2V, VDDQ : 2.5V ± 0.2V for DDR266, 333 • VDD : 2.6V ± 0.1V, VDDQ : 2.6V ± 0.1V for DDR400 • Double-data-rate architecture; two data transfers per clock cycle • Bidirectional data strobe [DQS] (x4,x8) & [L(U)DQS] (x16) • Four banks operation • Dif	Samsung 三星	Samsung
K4H511638D-UC2	512Mb D-die DDR SDRAM Specification 66 TSOP-II with Pb-Free (RoHS compliant) Key Features • VDD : 2.5V ± 0.2V, VDDQ : 2.5V ± 0.2V for DDR266, 333 • VDD : 2.6V ± 0.1V, VDDQ : 2.6V ± 0.1V for DDR400 • Double-data-rate architecture; two data transfers per clock cycle • Bidirectional data strobe [DQS] (x4,x8) & [L(U)DQS] (x16) • Four banks operation • Dif	Samsung 三星	Samsung
K4H511638D-UC3	512Mb D-die DDR SDRAM Specification 66 TSOP-II with Pb-Free (RoHS compliant) Key Features • VDD : 2.5V ± 0.2V, VDDQ : 2.5V ± 0.2V for DDR266, 333 • VDD : 2.6V ± 0.1V, VDDQ : 2.6V ± 0.1V for DDR400 • Double-data-rate architecture; two data transfers per clock cycle • Bidirectional data strobe [DQS] (x4,x8) & [L(U)DQS] (x16) • Four banks operation • Dif	Samsung 三星	Samsung
K4H511638D-UCC	512Mb D-die DDR SDRAM Specification 66 TSOP-II with Pb-Free (RoHS compliant) Key Features • VDD : 2.5V ± 0.2V, VDDQ : 2.5V ± 0.2V for DDR266, 333 • VDD : 2.6V ± 0.1V, VDDQ : 2.6V ± 0.1V for DDR400 • Double-data-rate architecture; two data transfers per clock cycle • Bidirectional data strobe [DQS] (x4,x8) & [L(U)DQS] (x16) • Four banks operation • Dif	Samsung 三星	Samsung

K4H511638产品属性

类型
描述
型号
K4H511638
制造商
SAMSUNG
制造商全称
Samsung semiconductor
功能描述
512Mb C-die DDR SDRAM Specification

K4H511638供应商更多...

更新时间：2025-10-11 22:58:00

IC供应商	芯片型号	品牌	批号	封装	库存	备注	价格
深圳市凌旭科技有限公司	K4H511638J-LCCC	SAMSUNG	2016+	TSOP	5000	全新原装现货,只售原装,假一赔十!	询价
深圳市科芯源微电子有限公司	K4H511638B-TCB3	SAMSUNG/三星	25+	TSOP66	54648	百分百原装现货实单必成欢迎询价	询价
深圳市威雅利发展有限公司	K4H511638B-TCB0	SAMSUNG	05+	TSSOP	135	一级代理,专注军工、汽车、医疗、工业、新能源、电力	询价
中天科工半导体（深圳）有限公司	K4H511638J-LCCC	SAMSUNG/三星	25+	TSSOP66	12496	SAMSUNG/三星原装正品K4H511638J-LCCC即刻询购立享优惠#长期有货	询价
深圳市明嘉莱科技有限公司	K4H511638B-TCB3	SAMSUNG/三星	24+	TSOP66	990000	明嘉莱只做原装正品现货	询价
深圳市腾亿芯科技有限公司	K4H511638D-UCCC	SAMSUNG/三星	25+	TSOP	13800	原装,请咨询	询价
深圳市益百分电子有限公司	K4H511638J-LCCC	SAMSUNG		10000	2012		询价
深圳市科恒伟业电子有限公司	K4H511638J-LCCC	SAMSUNG	2430+	TSSOP	8540	只做原装正品假一赔十为客户做到零风险!!	询价
深圳市力拓辉电子有限公司	K4H511638D-UCB3	SAMSUNG	21+	TSOP66	5000	全新原装鄙视假货	询价
深圳市富芯乐电子科技有限公司	K4H511638J-LCCC	SAMSUNG/三星	24+	TSOP-66	21356	全新原装现货特价销售,欢迎来电查询	询价

K4H511638芯片相关品牌

K4H511638规格书下载地址

K4H511638参数引脚图相关

K4H511638数据表相关新闻

K4E6E304EB-EGCF
K4E6E304EB-EGCF
2025-1-13
K4FBE3D4HB-KFC
K4FBE3D4HB-KFC
2024-1-8
K4F6E3S4HM-MGCJ
K4F6E3S4HM-MGCJ
2022-4-16
K4T1G164QG-BCE7 进口原装，主营军工级IC
K4T1G164QG-BCE7 SAMSUNG，ALTERA（阿尔特拉）， ADI亚德诺，军工级IC专业优势渠道
2020-7-14
K4S641632H-TC30，K4S641632H-UC6，K4SA160822DTC1H，K616V1002CT-12
K4S641632H-TC30，K4S641632H-UC6，K4SA160822DTC1H，K616V1002CT-12
2020-2-24
K4T1G084QJ-BCE7
K4T1G084QJ-BCE7
2019-10-28

DdatasheetPDF页码索引

P1
P2
P3
P4
P5
P6
P7
P8
P9
P10
P11
P12
P13
P14
P15
P16
P17
P18
P19
P20
P21
P22
P23
P24
P25
P26
P27
P28
P29
P30
P31
P32
P33
P34
P35
P36
P37
P38
P39
P40
P41
P42
P43
P44
P45
P46
P47
P48
P49
P50
P51
P52
P53
P54
P55
P56
P57
P58
P59
P60
P61
P62
P63
P64
P65
P66
P67
P68
P69
P70
P71
P72
P73
P74
P75
P76
P77
P78
P79
P80
P81
P82
P83
P84
P85
P86
P87
P88
P89
P90
P91
P92
P93
P94
P95
P96
P97
P98
P99
P100
P101
P102
P103
P104
P105

您好,欢迎来到114ic资料网！

K4H511638价格

K4H511638产品属性

K4H511638供应商更多...

K4H511638芯片相关品牌

K4H511638规格书下载地址

K4H511638参数引脚图相关

K4H511638数据表相关新闻

K4E6E304EB-EGCF

K4FBE3D4HB-KFC

K4F6E3S4HM-MGCJ

K4T1G164QG-BCE7 进口原装，主营军工级IC

K4S641632H-TC30，K4S641632H-UC6，K4SA160822DTC1H，K616V1002CT-12

K4T1G084QJ-BCE7

DdatasheetPDF页码索引