Serial ATA Bridge Chip / 64-pin TQFP

JMicron’s JM20330is a single chip solution for serial and parallel ATA translation. It includes the Serial ATA PHY, Link, Transport, and Parallel ATA (application layer) controller. The Serial ATA physical, link, and transport layers are compliant to Serial ATA 1.0a. JM20330 supports 1.5GHz data rat

Hi-Speed USB to SATA & PATA Combo Bridge

Description The JM20337 is single chip solution to bridge between USB 2.0, SATA and ATA/ATAPI-based mass storage device. It provides the capability to translate USB 2.0 mass storage commands to serial ATA and ATA/ATAPI communication protocol. The USB adheres to the Mass Storage Class Bulk-Only Tr

Hi-Speed USB2.0 to SATA & PATA combo bridge controller

JM20337是连接基于USB 2.0、SATA和ATA/ATAPI的大容量存储设备的单芯片解决方案，具有将USB 2.0大容量存储命令转换为串行ATA和ATA/ATAPI通信协议的能力。JM20337支持大容量存储类单批量传输规范和双LUN操作。 • 符合USB大容量存储类单批量传输规范\n• 支持480Mbps高速(HS)和12Mbps全速USB操作\n• 支持ATA/ATAPI Ultra DMA模式\n• 支持ATA/ATAPI PACKET命令功能集\n• 支持ATA / ATAPI LBA48位寻址模式\n• 支持双LUN（逻辑单元号），具有自动主/从枚举功能;

Hi-Speed USB to SATA Bridge

Features • Compliance with Gen1i, and Gen1m of Serial ATA II Electrical Specification 1.0 • Support SATA spread-spectrum transmitter • Support SATA II Asynchronous Signal Recovery (Hot Plug) feature • Compliance with USB 2.0 (Hi-Speed USB) electrical specification • Compliance with USB Mas

Serial ATA Bridge Chip

文件：180.71 Kbytes Page：2 Pages

8-bit latched/registered/pass-thru Futurebus universal interface transceiver

DESCRIPTION The FB2033 is an 8-bit transceiver featuring a split input (AI) and output (AO) bus on the TTL-level side. FEATURES • 8-bit transceivers • Latched, registered or straight through in either A to B or B to A path • Drives heavily loaded backplanes with equivalent load impedances dow

8-bit latched/registered/pass-thru Futurebus universal interface transceiver

DESCRIPTION The FB2033 is an 8-bit transceiver featuring a split input (AI) and output (AO) bus on the TTL-level side. FEATURES • 8-bit transceivers • Latched, registered or straight through in either A to B or B to A path • Drives heavily loaded backplanes with equivalent load impedances dow

3.3V BTL 8-bit latched/registered/pass-thru universal transceiver

DESCRIPTION The FBL2033 is an 8-bit transceiver featuring a split input (AI) and output (AO) bus on the TTL-level side. FEATURES • 8-bit transceivers • Latched, registered or straight through in either A to B or B to A path • Drives heavily loaded backplanes with equivalent load impedances do

3.3V BTL 8-bit latched/registered/pass-thru universal transceiver

DESCRIPTION The FBL2033 is an 8-bit transceiver featuring a split input (AI) and output (AO) bus on the TTL-level side. FEATURES • 8-bit transceivers • Latched, registered or straight through in either A to B or B to A path • Drives heavily loaded backplanes with equivalent load impedances do

Integrated Circuit Non-Inverting Transistor Array, Low Input Active

Description: The NTE2033 is a non–inverting transistor array, which is comprised of four NPN darlington output stages and PNP input stages. This device is low level input active driver and is suitable for operation with TTL, 5V C–MOS and 5V Microprocessor which have sink current output drivers.