位置:IN74ACT573DW > IN74ACT573DW详情
IN74ACT573DW中文资料
IN74ACT573DW数据手册规格书PDF详情
The IN74ACT573 is identical in pinout to the LS/ALS573, HC/HCT573. The IN74ACT573 may be used as a level converter for interfacing TTL or NMOS outputs to High Speed CMOS inputs.
These latches appear transparent to data (i.e., the outputs change asynchronously) when Latch Enable is high. When Latch Enable goes low, data meeting the setup and hold time becomes latched.
• TTL/NMOS Compatible Input Levels
• Outputs Directly Interface to CMOS, NMOS, and TTL
• Operating Voltage Range: 4.5 to 5.5 V
• Low Input Current: 1.0 µA; 0.1 µA @ 25°C
• Outputs Source/Sink 24 mA
IN74ACT573DW产品属性
- 类型
描述
- 型号
IN74ACT573DW
- 制造商
INTEGRAL
- 制造商全称
INTEGRAL
- 功能描述
OCTAL 3-STATE NONINVERTING TRANSPARENT LATCH
供应商 | 型号 | 品牌 | 批号 | 封装 | 库存 | 备注 | 价格 |
---|---|---|---|---|---|---|---|
IKSEMICON |
23+ |
NA |
19960 |
只做进口原装,终端工厂免费送样 |
IN74ACT573DW 资料下载更多...
IN74ACT573DW 芯片相关型号
- AIC1734-25PXTTR
- C3216X7R2E102MT
- C3225X7R2E102MT
- C5750X7R2E102MT
- CS40D
- CS50D
- EP9934-200
- EP9934-250
- HDSP-333Y-GI200
- HLMP-4101-WY000
- HLMP-D101-N0002
- HLMP-ED57-MN400
- HLMP-EH55-JH000
- HLMP-EL55-JH000
- HLMP-EL57-HH000
- HLMP-K101-JK0UQ
- M38124EE-XXXFS
- MN14831
- MN5772
- PAL10H8CNXXXX
- PL34020101000JFBF
- PL34120191000JFBX
- SGL1-60
- TSM-103-02-S-DH-A
- TSM-109-02-S-DH-A
- TSM-136-04-S-DH-P
- USB2224-NU-02
- V24A48E375BL1
- V375A28E375BN2
- V375B48E48BS
Datasheet数据表PDF页码索引
- P1
- P2
- P3
- P4
- P5
- P6
- P7
- P8
- P9
- P10
- P11
- P12
- P13
- P14
- P15
- P16
- P17
- P18
- P19
- P20
- P21
- P22
- P23
- P24
- P25
- P26
- P27
- P28
- P29
- P30
- P31
- P32
- P33
- P34
- P35
- P36
- P37
- P38
- P39
- P40
- P41
- P42
- P43
- P44
- P45
- P46
- P47
- P48
- P49
- P50
- P51
- P52
- P53
- P54
- P55
- P56
- P57
- P58
- P59
- P60
- P61
- P62
- P63
- P64
- P65
- P66
- P67
- P68
- P69
- P70
- P71
- P72
- P73
- P74
- P75
- P76
- P77
- P78
- P79
- P80
- P81
- P82
- P83
- P84
- P85
- P86
- P87
- P88
- P89
- P90
- P91
- P92
- P93
- P94
- P95
- P96
- P97