位置:IN74ACT112N > IN74ACT112N详情
IN74ACT112N中文资料
IN74ACT112N数据手册规格书PDF详情
DUAL J-K FLIP-FLOP WITH SET AND RESET
High-Speed Silicon-Gate CMOS
The IN74ACT112 is identical in pinout to the LS/ALS112, HC/HCT112. The IN74ACT112 may be used as a level converter for interfacing TTL or NMOS outputs to High Speed CMOS inputs.
Each flip-flop is negative-edge clocked and has active-low asynchronous Set and Reset inputs.
• TTL/NMOS Compatible Input Levels
• Outputs Directly Interface to CMOS, NMOS, and TTL
• Operating Voltage Range: 4.5 to 5.5 V
• Low Input Current: 1.0 µA; 0.1 µA @ 25°C
• Outputs Source/Sink 24 mA
IN74ACT112N产品属性
- 类型
描述
- 型号
IN74ACT112N
- 制造商
IKSEMICON
- 制造商全称
IK Semicon Co., Ltd
- 功能描述
Dual J-K Flip-Flop with Set and Reset High-Speed Silicon-Gate CMOS
供应商 | 型号 | 品牌 | 批号 | 封装 | 库存 | 备注 | 价格 |
---|---|---|---|---|---|---|---|
IKSEMICON |
23+ |
NA |
19960 |
只做进口原装,终端工厂免费送样 |
IN74ACT112N 资料下载更多...
IN74ACT112N 芯片相关型号
- 4612S-101-2222DBD
- A42MX09-3CQ100I
- A42MX24-3CQ100I
- ASMC-PHB9-TV9A5
- BI15-08
- BI6-02
- BI6-05
- C1210C104C5GAC
- C3225X7R2A333JT
- HDSP-334Y-IH100
- HLMP-D105-JM001
- IC62LV256-45N
- IC62LV256-70J
- IN74ACT125
- M38123E9-XXXFS
- PAL10H6CNLSTD
- PAL14C1CNLSTD
- PL34120191000CKED
- PL34120191000GKED
- PL34220191000GKED
- PRVS62LCHG
- PRVS6QPHG
- RH4581AURTR-1-2
- TSM-133-01-T-DV-A
- V24B24E375BS1
- V300B12E375BS1
- V300B48E24BS
- V48A15E48BL1
- V48B12E375BL2
- V48C48E24BS
Datasheet数据表PDF页码索引
- P1
- P2
- P3
- P4
- P5
- P6
- P7
- P8
- P9
- P10
- P11
- P12
- P13
- P14
- P15
- P16
- P17
- P18
- P19
- P20
- P21
- P22
- P23
- P24
- P25
- P26
- P27
- P28
- P29
- P30
- P31
- P32
- P33
- P34
- P35
- P36
- P37
- P38
- P39
- P40
- P41
- P42
- P43
- P44
- P45
- P46
- P47
- P48
- P49
- P50
- P51
- P52
- P53
- P54
- P55
- P56
- P57
- P58
- P59
- P60
- P61
- P62
- P63
- P64
- P65
- P66
- P67
- P68
- P69
- P70
- P71
- P72
- P73
- P74
- P75
- P76
- P77
- P78
- P79
- P80
- P81
- P82
- P83
- P84
- P85
- P86
- P87
- P88
- P89
- P90
- P91
- P92
- P93
- P94
- P95
- P96
- P97