位置:IDT72T20118L7BB > IDT72T20118L7BB详情
IDT72T20118L7BB中文资料
IDT72T20118L7BB数据手册规格书PDF详情
DESCRIPTION:
The IDT72T2098/72T20108/72T20118/72T20128 are exceptionally deep, extremely high speed, CMOS First-In-First-Out (FIFO) memories with the ability to read and write data on both rising and falling edges of clock. The device has a flexible x20/x10 Bus-Matching mode and the option to select Single or Double Data clock rates for input and output ports.
FEATURES:
• Choose among the following memory organizations:
IDT72T2098 - 32,768 x 20/65,536 x 10
IDT72T20108 - 65,536 x 20/131,072 x 10
IDT72T20118 - 131,072 x 20/262,144 x 10
IDT72T20128 - 262,144 x 20/524,288 x 10
• Up to 250MHz Operation of Clocks
- 4ns read/write cycle time, 3.2ns access time
• Users selectable input port to output port data rates, 500Mb/s Data Rate
-DDR to DDR
-DDR to SDR
-SDR to DDR
-SDR to SDR
• User selectable HSTL or LVTTL I/Os
• Read Enable & Read Clock Echo outputs aid high speed operation
• 2.5V LVTTL or 1.8V, 1.5V HSTL Port Selectable Input/Ouput voltage
• 3.3V Input tolerant
• Mark & Retransmit, resets read pointer to user marked position
• Write Chip Select (WCS) input enables/disables Write Operations
• Read Chip Select (RCS) synchronous to RCLK
• Programmable Almost-Empty and Almost-Full flags, each flag can default to one of four preselected offsets
• Dedicated serial clock input for serial programming of flag offsets
• User selectable input and output port bus sizing
-x20 in to x20 out
-x20 in to x10 out
-x10 in to x20 out
-x10 in to x10 out
• Auto power down minimizes standby power consumption
• Master Reset clears entire FIFO
• Partial Reset clears data, but retains programmable settings
• Empty and Full flags signal FIFO status
• Select IDT Standard timing (using EF and FF flags) or First Word Fall Through timing (using OR and IR flags)
• Output enable puts data outputs into High-Impedance state
• JTAG port, provided for Boundary Scan function
• 208 Ball Grid array (PBGA), 17mm x 17mm, 1mm pitch
• Easily expandable in depth and width
• Independent Read and Write Clocks (permit reading and writing simultaneously)
• High-performance submicron CMOS technology
• Industrial temperature range (-40°C to +85°C) is available
| 供应商 | 型号 | 品牌 | 批号 | 封装 | 库存 | 备注 | 价格 |
|---|---|---|---|---|---|---|---|
IDT |
25+ |
BGA-208 |
1001 |
就找我吧!--邀您体验愉快问购元件! |
|||
IDT |
22+ |
208PBGA |
9000 |
原厂渠道,现货配单 |
|||
IDT |
26+ |
208BGA |
9526 |
代理全系列销售,全新原装正品,价格优势,长期供应,量大可订 |
|||
IDT |
1922+ |
BGA |
8200 |
莱克讯原厂货源每一片都来自原厂原装现货薄利多 |
|||
IDT, Integrated Device Technol |
24+ |
208-PBGA(17x17) |
53200 |
一级代理/放心采购 |
|||
IDT, Integrated Device Techno |
23+ |
208-PBGA17x17 |
7300 |
专注配单,只做原装进口现货 |
|||
Renesas |
25+ |
电联咨询 |
7800 |
公司现货,提供拆样技术支持 |
|||
Renesas Electronics America In |
25+ |
208-BGA |
9350 |
独立分销商 公司只做原装 诚心经营 免费试样正品保证 |
IDT72T20118L7BB 资料下载更多...
IDT72T20118L7BB 芯片相关型号
- 1SS356
- AP1301D-SPA
- BUS-61560-240K
- EP1C4F400C8ES
- FMS9875KAC100
- FX-104-CFC-D206
- FX-104-CFF-D206
- FX-104-DFF-D206
- HC12351
- HD6433835D
- IDT72T20118L5BB
- JANTXV1N4582-3
- LO566PBL4-70H-A
- LO566PPG4-70G-A
- LO566TPG4-60G-A
- LP377AHR1-40G
- LP377AYL1-40G
- LP378PWN1-C0G
- M38B50EEXXXFP
- M38B53EEXXXFP
- M38B54EDXXXFP
- M38B55EDXXXFP
- M38B56MDXXXFP
- MAX5650ETJ
- N21120D1EN1S
- N3720B1EN1S
- N4360B1EN1S
- N50480D1EN1S
- TC74AC139F
- TC74AC139FN
IDT相关芯片制造商
Datasheet数据表PDF页码索引
- P1
- P2
- P3
- P4
- P5
- P6
- P7
- P8
- P9
- P10
- P11
- P12
- P13
- P14
- P15
- P16
- P17
- P18
- P19
- P20
- P21
- P22
- P23
- P24
- P25
- P26
- P27
- P28
- P29
- P30
- P31
- P32
- P33
- P34
- P35
- P36
- P37
- P38
- P39
- P40
- P41
- P42
- P43
- P44
- P45
- P46
- P47
- P48
- P49
- P50
- P51
- P52
- P53
- P54
- P55
- P56
- P57
- P58
- P59
- P60
- P61
- P62
- P63
- P64
- P65
- P66
- P67
- P68
- P69
- P70
- P71
- P72
- P73
- P74
- P75
- P76
- P77
- P78
- P79
- P80
- P81
- P82
- P83
- P84
- P85
- P86
- P87
- P88
- P89
- P90
- P91
- P92
- P93
- P94
- P95
- P96
- P97
- P98
- P99
- P100
- P101
- P102
- P103
- P104
- P105
- P106
- P107
- P108
