位置:首页 > IC中文资料 > IS67

型号 功能描述 生产厂家 企业 LOGO 操作

16Mb Async/Page/Burst CellularRAM 1.5

Features ⚫ Single device supports asynchronous , page, and burst operation ⚫ Mixed Mode supports asynchronous write and synchronous read operation ⚫ Dual voltage rails for optional performance  ALL: VDD 1.7V~1.95V, VDDQ 1.7V~1.95V  CLL: VDD 1.7V~1.95V, VDDQ 2.7V~3.6V ⚫ Asynchronous mode

ISSI

矽成半导体

CellularRAM/Pseudo SRAM

·8Mb,16Mb, 32Mb, and 64Mb densities available\n·Asynchronous, Page, and Burst features supported\n·Low Power Features\n·Industrial and Automotive (-40 to 85°C) Temperature available\n • Single device supports asynchronous , page,\n• Mixed Mode supports asynchronous write and synchronous read operation\n• ALL: VDD 1.7V~1.95V, VDDQ 1.7V~1.95V\n• ALL: VDD 1.7V~1.95V, VDDQ 1.7V~1.95V\n• Asynchronous mode read access : 70ns Interpage Read access : 70ns Intrapage Read access : 25ns\n• ;

ISSI

矽成半导体

16Mb Async/Page/Burst CellularRAM 1.5

Features ⚫ Single device supports asynchronous , page, and burst operation ⚫ Mixed Mode supports asynchronous write and synchronous read operation ⚫ Dual voltage rails for optional performance  ALL: VDD 1.7V~1.95V, VDDQ 1.7V~1.95V  CLL: VDD 1.7V~1.95V, VDDQ 2.7V~3.6V ⚫ Asynchronous mode

ISSI

矽成半导体

16Mb Async/Page/Burst CellularRAM 1.5

Features ⚫ Single device supports asynchronous , page, and burst operation ⚫ Mixed Mode supports asynchronous write and synchronous read operation ⚫ Dual voltage rails for optional performance  ALL: VDD 1.7V~1.95V, VDDQ 1.7V~1.95V  CLL: VDD 1.7V~1.95V, VDDQ 2.7V~3.6V ⚫ Asynchronous mode

ISSI

矽成半导体

16Mb Async/Page/Burst CellularRAM 1.5

Features ⚫ Single device supports asynchronous , page, and burst operation ⚫ Mixed Mode supports asynchronous write and synchronous read operation ⚫ Dual voltage rails for optional performance  ALL: VDD 1.7V~1.95V, VDDQ 1.7V~1.95V  CLL: VDD 1.7V~1.95V, VDDQ 2.7V~3.6V ⚫ Asynchronous mode

ISSI

矽成半导体

64Mb Async/Page/Burst CellularRAM 1.5

Features ⚫ Single device supports asynchronous , page, and burst operation ⚫ Mixed Mode supports asynchronous write and synchronous read operation ⚫ Dual voltage rails for optional performance  ALL: VDD 1.7V~1.95V, VDDQ 1.7V~1.95V  CLL: VDD 1.7V~1.95V, VDDQ 2.7V~3.6V ⚫ Asynchronous mode

ISSI

矽成半导体

64Mb Async/Page/Burst CellularRAM 1.5

Features ⚫ Single device supports asynchronous , page, and burst operation ⚫ Mixed Mode supports asynchronous write and synchronous read operation ⚫ Dual voltage rails for optional performance  ALL: VDD 1.7V~1.95V, VDDQ 1.7V~1.95V  CLL: VDD 1.7V~1.95V, VDDQ 2.7V~3.6V ⚫ Asynchronous mode

ISSI

矽成半导体

64Mb Async/Page/Burst CellularRAM 1.5

Features ⚫ Single device supports asynchronous , page, and burst operation ⚫ Mixed Mode supports asynchronous write and synchronous read operation ⚫ Dual voltage rails for optional performance  ALL: VDD 1.7V~1.95V, VDDQ 1.7V~1.95V  CLL: VDD 1.7V~1.95V, VDDQ 2.7V~3.6V ⚫ Asynchronous mode

ISSI

矽成半导体

64Mb Async/Page/Burst CellularRAM 1.5

Features ⚫ Single device supports asynchronous , page, and burst operation ⚫ Mixed Mode supports asynchronous write and synchronous read operation ⚫ Dual voltage rails for optional performance  ALL: VDD 1.7V~1.95V, VDDQ 1.7V~1.95V  CLL: VDD 1.7V~1.95V, VDDQ 2.7V~3.6V ⚫ Asynchronous mode

ISSI

矽成半导体

16Mb Async/Page PSRAM

Features  Asynchronous and page mode interface  Dual voltage rails for optional performance ALL: VDD 1.7V~1.95V, VDDQ 1.7V~1.95VBLL: VDD 2.7V~3.6V, VDDQ 2.7V~3.6VCLL: VDD 1.7V~1.95V, VDDQ 2.7V~3.6V  Page mode read access InterpageRead access : 60ns, 70ns IntrapageRead access : 25n

ISSI

矽成半导体

16Mb Async/Page PSRAM

Features  Asynchronous and page mode interface  Dual voltage rails for optional performance ALL: VDD 1.7V~1.95V, VDDQ 1.7V~1.95VBLL: VDD 2.7V~3.6V, VDDQ 2.7V~3.6VCLL: VDD 1.7V~1.95V, VDDQ 2.7V~3.6V  Page mode read access InterpageRead access : 60ns, 70ns IntrapageRead access : 25n

ISSI

矽成半导体

16Mb Async/Page PSRAM

Features  Asynchronous and page mode interface  Dual voltage rails for optional performance ALL: VDD 1.7V~1.95V, VDDQ 1.7V~1.95VBLL: VDD 2.7V~3.6V, VDDQ 2.7V~3.6VCLL: VDD 1.7V~1.95V, VDDQ 2.7V~3.6V  Page mode read access InterpageRead access : 60ns, 70ns IntrapageRead access : 25n

ISSI

矽成半导体

16Mb Async/Page PSRAM

Features  Asynchronous and page mode interface  Dual voltage rails for optional performance ALL: VDD 1.7V~1.95V, VDDQ 1.7V~1.95VBLL: VDD 2.7V~3.6V, VDDQ 2.7V~3.6VCLL: VDD 1.7V~1.95V, VDDQ 2.7V~3.6V  Page mode read access InterpageRead access : 60ns, 70ns IntrapageRead access : 25n

ISSI

矽成半导体

16Mb Async/Page PSRAM

Features  Asynchronous and page mode interface  Dual voltage rails for optional performance ALL: VDD 1.7V~1.95V, VDDQ 1.7V~1.95VBLL: VDD 2.7V~3.6V, VDDQ 2.7V~3.6VCLL: VDD 1.7V~1.95V, VDDQ 2.7V~3.6V  Page mode read access InterpageRead access : 60ns, 70ns IntrapageRead access : 25n

ISSI

矽成半导体

16Mb Async/Page PSRAM

Features  Asynchronous and page mode interface  Dual voltage rails for optional performance ALL: VDD 1.7V~1.95V, VDDQ 1.7V~1.95VBLL: VDD 2.7V~3.6V, VDDQ 2.7V~3.6VCLL: VDD 1.7V~1.95V, VDDQ 2.7V~3.6V  Page mode read access InterpageRead access : 60ns, 70ns IntrapageRead access : 25n

ISSI

矽成半导体

16Mb Async/Page PSRAM

Features  Asynchronous and page mode interface  Dual voltage rails for optional performance ALL: VDD 1.7V~1.95V, VDDQ 1.7V~1.95VBLL: VDD 2.7V~3.6V, VDDQ 2.7V~3.6VCLL: VDD 1.7V~1.95V, VDDQ 2.7V~3.6V  Page mode read access InterpageRead access : 60ns, 70ns IntrapageRead access : 25n

ISSI

矽成半导体

16Mb Async/Page PSRAM

Features  Asynchronous and page mode interface  Dual voltage rails for optional performance ALL: VDD 1.7V~1.95V, VDDQ 1.7V~1.95VBLL: VDD 2.7V~3.6V, VDDQ 2.7V~3.6VCLL: VDD 1.7V~1.95V, VDDQ 2.7V~3.6V  Page mode read access InterpageRead access : 60ns, 70ns IntrapageRead access : 25n

ISSI

矽成半导体

16Mb Async/Page PSRAM

Features  Asynchronous and page mode interface  Dual voltage rails for optional performance ALL: VDD 1.7V~1.95V, VDDQ 1.7V~1.95VBLL: VDD 2.7V~3.6V, VDDQ 2.7V~3.6VCLL: VDD 1.7V~1.95V, VDDQ 2.7V~3.6V  Page mode read access InterpageRead access : 60ns, 70ns IntrapageRead access : 25n

ISSI

矽成半导体

16Mb Async/Page PSRAM

Features  Asynchronous and page mode interface  Dual voltage rails for optional performance ALL: VDD 1.7V~1.95V, VDDQ 1.7V~1.95VBLL: VDD 2.7V~3.6V, VDDQ 2.7V~3.6VCLL: VDD 1.7V~1.95V, VDDQ 2.7V~3.6V  Page mode read access InterpageRead access : 60ns, 70ns IntrapageRead access : 25n

ISSI

矽成半导体

32Mb Async/Page PSRAM

Features ⚫ Asynchronous and page mode interface ⚫ Dual voltage rails for optional performance  ALL: VDD 1.7V~1.95V, VDDQ 1.7V~1.95V  BLL: VDD 2.7V~3.6V, VDDQ 2.7V~3.6V  CLL: VDD 1.7V~1.95V, VDDQ 2.7V~3.6V ⚫ Page mode read access  Interpage Read access : 60ns, 70ns  Intrapage Read acce

ISSI

矽成半导体

32Mb Async/Page PSRAM

Features ⚫ Asynchronous and page mode interface ⚫ Dual voltage rails for optional performance  ALL: VDD 1.7V~1.95V, VDDQ 1.7V~1.95V  BLL: VDD 2.7V~3.6V, VDDQ 2.7V~3.6V  CLL: VDD 1.7V~1.95V, VDDQ 2.7V~3.6V ⚫ Page mode read access  Interpage Read access : 60ns, 70ns  Intrapage Read acce

ISSI

矽成半导体

32Mb Async/Page PSRAM

Features ⚫ Asynchronous and page mode interface ⚫ Dual voltage rails for optional performance  ALL: VDD 1.7V~1.95V, VDDQ 1.7V~1.95V  BLL: VDD 2.7V~3.6V, VDDQ 2.7V~3.6V  CLL: VDD 1.7V~1.95V, VDDQ 2.7V~3.6V ⚫ Page mode read access  Interpage Read access : 60ns, 70ns  Intrapage Read acce

ISSI

矽成半导体

32Mb Async/Page PSRAM

Features ⚫ Asynchronous and page mode interface ⚫ Dual voltage rails for optional performance  ALL: VDD 1.7V~1.95V, VDDQ 1.7V~1.95V  BLL: VDD 2.7V~3.6V, VDDQ 2.7V~3.6V  CLL: VDD 1.7V~1.95V, VDDQ 2.7V~3.6V ⚫ Page mode read access  Interpage Read access : 60ns, 70ns  Intrapage Read acce

ISSI

矽成半导体

32Mb Async/Page PSRAM

Features ⚫ Asynchronous and page mode interface ⚫ Dual voltage rails for optional performance  ALL: VDD 1.7V~1.95V, VDDQ 1.7V~1.95V  BLL: VDD 2.7V~3.6V, VDDQ 2.7V~3.6V  CLL: VDD 1.7V~1.95V, VDDQ 2.7V~3.6V ⚫ Page mode read access  Interpage Read access : 60ns, 70ns  Intrapage Read acce

ISSI

矽成半导体

32Mb Async/Page PSRAM

Features ⚫ Asynchronous and page mode interface ⚫ Dual voltage rails for optional performance  ALL: VDD 1.7V~1.95V, VDDQ 1.7V~1.95V  BLL: VDD 2.7V~3.6V, VDDQ 2.7V~3.6V  CLL: VDD 1.7V~1.95V, VDDQ 2.7V~3.6V ⚫ Page mode read access  Interpage Read access : 60ns, 70ns  Intrapage Read acce

ISSI

矽成半导体

32Mb Async/Page PSRAM

Features ⚫ Asynchronous and page mode interface ⚫ Dual voltage rails for optional performance  ALL: VDD 1.7V~1.95V, VDDQ 1.7V~1.95V  BLL: VDD 2.7V~3.6V, VDDQ 2.7V~3.6V  CLL: VDD 1.7V~1.95V, VDDQ 2.7V~3.6V ⚫ Page mode read access  Interpage Read access : 60ns, 70ns  Intrapage Read acce

ISSI

矽成半导体

32Mb Async/Page PSRAM

Features ⚫ Asynchronous and page mode interface ⚫ Dual voltage rails for optional performance  ALL: VDD 1.7V~1.95V, VDDQ 1.7V~1.95V  BLL: VDD 2.7V~3.6V, VDDQ 2.7V~3.6V  CLL: VDD 1.7V~1.95V, VDDQ 2.7V~3.6V ⚫ Page mode read access  Interpage Read access : 60ns, 70ns  Intrapage Read acce

ISSI

矽成半导体

32Mb Async/Page PSRAM

Features ⚫ Asynchronous and page mode interface ⚫ Dual voltage rails for optional performance  ALL: VDD 1.7V~1.95V, VDDQ 1.7V~1.95V  BLL: VDD 2.7V~3.6V, VDDQ 2.7V~3.6V  CLL: VDD 1.7V~1.95V, VDDQ 2.7V~3.6V ⚫ Page mode read access  Interpage Read access : 60ns, 70ns  Intrapage Read acce

ISSI

矽成半导体

32Mb Async/Page PSRAM

Features ⚫ Asynchronous and page mode interface ⚫ Dual voltage rails for optional performance  ALL: VDD 1.7V~1.95V, VDDQ 1.7V~1.95V  BLL: VDD 2.7V~3.6V, VDDQ 2.7V~3.6V  CLL: VDD 1.7V~1.95V, VDDQ 2.7V~3.6V ⚫ Page mode read access  Interpage Read access : 60ns, 70ns  Intrapage Read acce

ISSI

矽成半导体

32Mb Async/Page PSRAM

Features ⚫ Asynchronous and page mode interface ⚫ Dual voltage rails for optional performance  ALL: VDD 1.7V~1.95V, VDDQ 1.7V~1.95V  BLL: VDD 2.7V~3.6V, VDDQ 2.7V~3.6V  CLL: VDD 1.7V~1.95V, VDDQ 2.7V~3.6V ⚫ Page mode read access  Interpage Read access : 60ns, 70ns  Intrapage Read acce

ISSI

矽成半导体

32Mb Async/Page PSRAM

Features ⚫ Asynchronous and page mode interface ⚫ Dual voltage rails for optional performance  ALL: VDD 1.7V~1.95V, VDDQ 1.7V~1.95V  BLL: VDD 2.7V~3.6V, VDDQ 2.7V~3.6V  CLL: VDD 1.7V~1.95V, VDDQ 2.7V~3.6V ⚫ Page mode read access  Interpage Read access : 60ns, 70ns  Intrapage Read acce

ISSI

矽成半导体

32Mb Async/Page PSRAM

Features ⚫ Asynchronous and page mode interface ⚫ Dual voltage rails for optional performance  ALL: VDD 1.7V~1.95V, VDDQ 1.7V~1.95V  BLL: VDD 2.7V~3.6V, VDDQ 2.7V~3.6V  CLL: VDD 1.7V~1.95V, VDDQ 2.7V~3.6V ⚫ Page mode read access  Interpage Read access : 60ns, 70ns  Intrapage Read acce

ISSI

矽成半导体

64Mb Async/Page PSRAM

Features  Asynchronous and page mode interface  Dual voltage rails for optional performance ALL: VDD 1.7V~1.95V, VDDQ 1.7V~1.95VBLL: VDD 2.7V~3.6V, VDDQ 2.7V~3.6VCLL: VDD 1.7V~1.95V, VDDQ 2.7V~3.6V  Page mode read access InterpageRead access : 60ns, 70ns IntrapageRead access : 25n

ISSI

矽成半导体

64Mb Async/Page PSRAM

Features  Asynchronous and page mode interface  Dual voltage rails for optional performance ALL: VDD 1.7V~1.95V, VDDQ 1.7V~1.95VBLL: VDD 2.7V~3.6V, VDDQ 2.7V~3.6VCLL: VDD 1.7V~1.95V, VDDQ 2.7V~3.6V  Page mode read access InterpageRead access : 60ns, 70ns IntrapageRead access : 25n

ISSI

矽成半导体

64Mb Async/Page PSRAM

Features  Asynchronous and page mode interface  Dual voltage rails for optional performance ALL: VDD 1.7V~1.95V, VDDQ 1.7V~1.95VBLL: VDD 2.7V~3.6V, VDDQ 2.7V~3.6VCLL: VDD 1.7V~1.95V, VDDQ 2.7V~3.6V  Page mode read access InterpageRead access : 60ns, 70ns IntrapageRead access : 25n

ISSI

矽成半导体

64Mb Async/Page PSRAM

Features  Asynchronous and page mode interface  Dual voltage rails for optional performance ALL: VDD 1.7V~1.95V, VDDQ 1.7V~1.95VBLL: VDD 2.7V~3.6V, VDDQ 2.7V~3.6VCLL: VDD 1.7V~1.95V, VDDQ 2.7V~3.6V  Page mode read access InterpageRead access : 60ns, 70ns IntrapageRead access : 25n

ISSI

矽成半导体

64Mb Async/Page PSRAM

Features  Asynchronous and page mode interface  Dual voltage rails for optional performance ALL: VDD 1.7V~1.95V, VDDQ 1.7V~1.95VBLL: VDD 2.7V~3.6V, VDDQ 2.7V~3.6VCLL: VDD 1.7V~1.95V, VDDQ 2.7V~3.6V  Page mode read access InterpageRead access : 60ns, 70ns IntrapageRead access : 25n

ISSI

矽成半导体

64Mb Async/Page PSRAM

Features  Asynchronous and page mode interface  Dual voltage rails for optional performance ALL: VDD 1.7V~1.95V, VDDQ 1.7V~1.95VBLL: VDD 2.7V~3.6V, VDDQ 2.7V~3.6VCLL: VDD 1.7V~1.95V, VDDQ 2.7V~3.6V  Page mode read access InterpageRead access : 60ns, 70ns IntrapageRead access : 25n

ISSI

矽成半导体

64Mb Async/Page PSRAM

Features  Asynchronous and page mode interface  Dual voltage rails for optional performance ALL: VDD 1.7V~1.95V, VDDQ 1.7V~1.95VBLL: VDD 2.7V~3.6V, VDDQ 2.7V~3.6VCLL: VDD 1.7V~1.95V, VDDQ 2.7V~3.6V  Page mode read access InterpageRead access : 60ns, 70ns IntrapageRead access : 25n

ISSI

矽成半导体

64Mb Async/Page PSRAM

Features  Asynchronous and page mode interface  Dual voltage rails for optional performance ALL: VDD 1.7V~1.95V, VDDQ 1.7V~1.95VBLL: VDD 2.7V~3.6V, VDDQ 2.7V~3.6VCLL: VDD 1.7V~1.95V, VDDQ 2.7V~3.6V  Page mode read access InterpageRead access : 60ns, 70ns IntrapageRead access : 25n

ISSI

矽成半导体

64Mb Async/Page PSRAM

Features  Asynchronous and page mode interface  Dual voltage rails for optional performance ALL: VDD 1.7V~1.95V, VDDQ 1.7V~1.95VBLL: VDD 2.7V~3.6V, VDDQ 2.7V~3.6VCLL: VDD 1.7V~1.95V, VDDQ 2.7V~3.6V  Page mode read access InterpageRead access : 60ns, 70ns IntrapageRead access : 25n

ISSI

矽成半导体

64Mb Async/Page PSRAM

Features  Asynchronous and page mode interface  Dual voltage rails for optional performance ALL: VDD 1.7V~1.95V, VDDQ 1.7V~1.95VBLL: VDD 2.7V~3.6V, VDDQ 2.7V~3.6VCLL: VDD 1.7V~1.95V, VDDQ 2.7V~3.6V  Page mode read access InterpageRead access : 60ns, 70ns IntrapageRead access : 25n

ISSI

矽成半导体

64Mb Async/Page PSRAM

Features  Asynchronous and page mode interface  Dual voltage rails for optional performance ALL: VDD 1.7V~1.95V, VDDQ 1.7V~1.95VBLL: VDD 2.7V~3.6V, VDDQ 2.7V~3.6VCLL: VDD 1.7V~1.95V, VDDQ 2.7V~3.6V  Page mode read access InterpageRead access : 60ns, 70ns IntrapageRead access : 25n

ISSI

矽成半导体

64Mb Async/Page PSRAM

Features  Asynchronous and page mode interface  Dual voltage rails for optional performance ALL: VDD 1.7V~1.95V, VDDQ 1.7V~1.95VBLL: VDD 2.7V~3.6V, VDDQ 2.7V~3.6VCLL: VDD 1.7V~1.95V, VDDQ 2.7V~3.6V  Page mode read access InterpageRead access : 60ns, 70ns IntrapageRead access : 25n

ISSI

矽成半导体

64Mb Async/Page PSRAM

Features  Asynchronous and page mode interface  Dual voltage rails for optional performance ALL: VDD 1.7V~1.95V, VDDQ 1.7V~1.95VBLL: VDD 2.7V~3.6V, VDDQ 2.7V~3.6VCLL: VDD 1.7V~1.95V, VDDQ 2.7V~3.6V  Page mode read access InterpageRead access : 60ns, 70ns IntrapageRead access : 25n

ISSI

矽成半导体

64Mb Async/Page PSRAM

Features  Asynchronous and page mode interface  Dual voltage rails for optional performance ALL: VDD 1.7V~1.95V, VDDQ 1.7V~1.95VBLL: VDD 2.7V~3.6V, VDDQ 2.7V~3.6VCLL: VDD 1.7V~1.95V, VDDQ 2.7V~3.6V  Page mode read access InterpageRead access : 60ns, 70ns IntrapageRead access : 25n

ISSI

矽成半导体

8Mb Async/Page PSRAM

Features  Asynchronous and page mode interface  Dual voltage rails for optional performance  ALL: VDD 1.7V~1.95V, VDDQ 1.7V~1.95V  BLL: VDD 2.7V~3.6V, VDDQ 2.7V~3.6V  CLL: VDD 1.7V~1.95V, VDDQ 2.7V~3.6V  Page mode read access  Interpage Read access : 60ns, 70ns  Intrapage Read acce

ISSI

矽成半导体

8Mb Async/Page PSRAM

Features  Asynchronous and page mode interface  Dual voltage rails for optional performance  ALL: VDD 1.7V~1.95V, VDDQ 1.7V~1.95V  BLL: VDD 2.7V~3.6V, VDDQ 2.7V~3.6V  CLL: VDD 1.7V~1.95V, VDDQ 2.7V~3.6V  Page mode read access  Interpage Read access : 60ns, 70ns  Intrapage Read acce

ISSI

矽成半导体

8Mb Async/Page PSRAM

Features  Asynchronous and page mode interface  Dual voltage rails for optional performance  ALL: VDD 1.7V~1.95V, VDDQ 1.7V~1.95V  BLL: VDD 2.7V~3.6V, VDDQ 2.7V~3.6V  CLL: VDD 1.7V~1.95V, VDDQ 2.7V~3.6V  Page mode read access  Interpage Read access : 60ns, 70ns  Intrapage Read acce

ISSI

矽成半导体

8Mb Async/Page PSRAM

Features  Asynchronous and page mode interface  Dual voltage rails for optional performance  ALL: VDD 1.7V~1.95V, VDDQ 1.7V~1.95V  BLL: VDD 2.7V~3.6V, VDDQ 2.7V~3.6V  CLL: VDD 1.7V~1.95V, VDDQ 2.7V~3.6V  Page mode read access  Interpage Read access : 60ns, 70ns  Intrapage Read acce

ISSI

矽成半导体

8Mb Async/Page PSRAM

Features  Asynchronous and page mode interface  Dual voltage rails for optional performance  ALL: VDD 1.7V~1.95V, VDDQ 1.7V~1.95V  BLL: VDD 2.7V~3.6V, VDDQ 2.7V~3.6V  CLL: VDD 1.7V~1.95V, VDDQ 2.7V~3.6V  Page mode read access  Interpage Read access : 60ns, 70ns  Intrapage Read acce

ISSI

矽成半导体

8Mb Async/Page PSRAM

Features  Asynchronous and page mode interface  Dual voltage rails for optional performance  ALL: VDD 1.7V~1.95V, VDDQ 1.7V~1.95V  BLL: VDD 2.7V~3.6V, VDDQ 2.7V~3.6V  CLL: VDD 1.7V~1.95V, VDDQ 2.7V~3.6V  Page mode read access  Interpage Read access : 60ns, 70ns  Intrapage Read acce

ISSI

矽成半导体

8Mb Async/Page PSRAM

Features  Asynchronous and page mode interface  Dual voltage rails for optional performance  ALL: VDD 1.7V~1.95V, VDDQ 1.7V~1.95V  BLL: VDD 2.7V~3.6V, VDDQ 2.7V~3.6V  CLL: VDD 1.7V~1.95V, VDDQ 2.7V~3.6V  Page mode read access  Interpage Read access : 60ns, 70ns  Intrapage Read acce

ISSI

矽成半导体

8Mb Async/Page PSRAM

Features  Asynchronous and page mode interface  Dual voltage rails for optional performance  ALL: VDD 1.7V~1.95V, VDDQ 1.7V~1.95V  BLL: VDD 2.7V~3.6V, VDDQ 2.7V~3.6V  CLL: VDD 1.7V~1.95V, VDDQ 2.7V~3.6V  Page mode read access  Interpage Read access : 60ns, 70ns  Intrapage Read acce

ISSI

矽成半导体

8Mb Async/Page PSRAM

Features  Asynchronous and page mode interface  Dual voltage rails for optional performance  ALL: VDD 1.7V~1.95V, VDDQ 1.7V~1.95V  BLL: VDD 2.7V~3.6V, VDDQ 2.7V~3.6V  CLL: VDD 1.7V~1.95V, VDDQ 2.7V~3.6V  Page mode read access  Interpage Read access : 60ns, 70ns  Intrapage Read acce

ISSI

矽成半导体

8Mb Async/Page PSRAM

Features  Asynchronous and page mode interface  Dual voltage rails for optional performance  ALL: VDD 1.7V~1.95V, VDDQ 1.7V~1.95V  BLL: VDD 2.7V~3.6V, VDDQ 2.7V~3.6V  CLL: VDD 1.7V~1.95V, VDDQ 2.7V~3.6V  Page mode read access  Interpage Read access : 60ns, 70ns  Intrapage Read acce

ISSI

矽成半导体

IS66WVH64M8EALL

Features HyperBusTM Low Signal Count Interface ◼ 1.7 to 2.0V (1.8V typ.) and 2.7 to 3.6V (3.0 V typ.) interface support ◼ Single-ended clock (CK) – 11 bus signals ◼ Optional differential clock (CK, CK#) – 12 bus signals ◼ Chip Select (CS#) ◼ 8-bit data bus (DQ [7:0]) ◼ Hardware reset (RES

ISSI

矽成半导体

IS66WVH64M8EALL

Features HyperBusTM Low Signal Count Interface ◼ 1.7 to 2.0V (1.8V typ.) and 2.7 to 3.6V (3.0 V typ.) interface support ◼ Single-ended clock (CK) – 11 bus signals ◼ Optional differential clock (CK, CK#) – 12 bus signals ◼ Chip Select (CS#) ◼ 8-bit data bus (DQ [7:0]) ◼ Hardware reset (RES

ISSI

矽成半导体

IS66WVH64M8EALL

Features HyperBusTM Low Signal Count Interface ◼ 1.7 to 2.0V (1.8V typ.) and 2.7 to 3.6V (3.0 V typ.) interface support ◼ Single-ended clock (CK) – 11 bus signals ◼ Optional differential clock (CK, CK#) – 12 bus signals ◼ Chip Select (CS#) ◼ 8-bit data bus (DQ [7:0]) ◼ Hardware reset (RES

ISSI

矽成半导体

IS66WVH64M8EALL

Features HyperBusTM Low Signal Count Interface ◼ 1.7 to 2.0V (1.8V typ.) and 2.7 to 3.6V (3.0 V typ.) interface support ◼ Single-ended clock (CK) – 11 bus signals ◼ Optional differential clock (CK, CK#) – 12 bus signals ◼ Chip Select (CS#) ◼ 8-bit data bus (DQ [7:0]) ◼ Hardware reset (RES

ISSI

矽成半导体

IS67产品属性

  • 类型

    描述

  • 存储器格式:

    PSRAM

  • 技术:

    PSRAM(伪 SRAM)

  • 存储容量:

    64Mb (4M x 16)

  • 时钟频率:

    104MHz

  • 写周期时间 - 字,页:

    70ns

  • 访问时间:

    70ns

  • 存储器接口:

    并联

  • 电压 - 电源:

    1.7V ~ 1.95V

  • 工作温度:

    -40°C ~ 85°C(TA)

  • 安装类型:

    表面贴装

  • 封装/外壳:

    54-VFBGA

  • 供应商器件封装:

    54-VFBGA(6x8)

更新时间:2026-5-21 11:10:00
IC供应商 芯片型号 品牌 批号 封装 库存 备注 价格
INTERSIL
23+
45800
原厂授权一级代理,专业海外优势订货,价格优势、品种
ISOCOM
25+
DIPSOP6
20000
全新原装正品支持含税
ISOCOM
2447
DIP-6
100500
一级代理专营品牌!原装正品,优势现货,长期排单到货
ISOCOM
23+
SOP6
8000
只做原装现货
ISOCOM
23+
14+
61424
##公司主营品牌长期供应100%原装现货可含税提供技术
ISOCOM
23+
SOP6
50000
全新原装正品现货,支持订货
Isocom
24+
NA
5825
公司原厂原装现货假一罚十!特价出售!强势库存!
TI
05+
原厂原装
4231
只做全新原装真实现货供应
ISOCOM
25+
SOP6
10000
原装现货假一罚十
ISOCOM
24+
65200

IS67数据表相关新闻

  • IS63WV1024BLL-12TLI

    IS63WV1024BLL-12TLI, TSOP, ISSI, 22+

    2023-3-9
  • IS64LV51216-12TLA3

    进口代理

    2022-8-15
  • IS82C55AZ 原装现货

    IS82C55AZ 可做含税,支持实单

    2021-9-22
  • IS63LV1024L-12JL进口原装深圳现货

    进口原装,国产代理,海量库存,产品齐全,货源渠道百分百正品

    2020-6-19
  • IS916EN

    IS916EN 深圳市拓亿芯电子有限公司,本公司具备一般纳税人,可开16点增值税票, 货源渠道保证原厂原装正品IC,诚信为本,薄利多销。

    2019-3-6
  • IS9-1715ARH-8-抗辐射互补开关FET驱动器

    抗辐射互补开关FET驱动器 辐射硬化的IS -1715ARH是一种高速,高当前互补功率FET设计中使用的驱动程序同步整流电路。软开关转换两个输出波形可通过设置管理独立的可编程延迟。延迟引脚可以通过配置零电压传感,让精确的开关控制。的IS -1715ARH有一个输入,这是PWM和TTL兼容,并能运行频率高达1MHz。该辅助输出开关立即在上升沿输入,但之前等待响应延迟为T2的下降沿。一个逻辑低使能引脚(ENBL)的地方俱进低有效输出模式,并根据电压的锁定(UVLO)功能功能设定在9伏(最大)。与Intersil的人工介质隔离抗辐射硅栅(体操)过程中,这些设备是免疫单粒子闭锁(SEL

    2013-3-1