型号 功能描述 生产厂家&企业 LOGO 操作
IDT2309B

3.3V ZERO DELAY CLOCK BUFFER

DESCRIPTION: The IDT2309B is a high-speed phase-lock loop (PLL) clock buffer, designed to address high-speed clock distribution applications. The zero delay is achieved by aligning the phase between the incoming clock and the output clock, operable within the range of 10 to 133MHz. FEATURES: •

IDT

IDT2309B

3.3V ZERO DELAY CLOCK BUFFER

FEATURES: • Phase-Lock Loop Clock Distribution • 10MHz to 133MHz operating frequency • Distributes one clock input to one bank of five and one bank of four outputs • Separate output enable for each output bank • Output Skew

RENESAS

瑞萨

3.3V ZERO DELAY CLOCK BUFFER

FEATURES: • Phase-Lock Loop Clock Distribution • 10MHz to 133MHz operating frequency • Distributes one clock input to one bank of five and one bank of four outputs • Separate output enable for each output bank • Output Skew

RENESAS

瑞萨

3.3V ZERO DELAY CLOCK BUFFER

DESCRIPTION: The IDT2309B is a high-speed phase-lock loop (PLL) clock buffer, designed to address high-speed clock distribution applications. The zero delay is achieved by aligning the phase between the incoming clock and the output clock, operable within the range of 10 to 133MHz. FEATURES: •

IDT

3.3V ZERO DELAY CLOCK BUFFER

FEATURES: • Phase-Lock Loop Clock Distribution • 10MHz to 133MHz operating frequency • Distributes one clock input to one bank of five and one bank of four outputs • Separate output enable for each output bank • Output Skew

RENESAS

瑞萨

3.3V ZERO DELAY CLOCK BUFFER

DESCRIPTION: The IDT2309B is a high-speed phase-lock loop (PLL) clock buffer, designed to address high-speed clock distribution applications. The zero delay is achieved by aligning the phase between the incoming clock and the output clock, operable within the range of 10 to 133MHz. FEATURES: •

IDT

3.3V ZERO DELAY CLOCK BUFFER

FEATURES: • Phase-Lock Loop Clock Distribution • 10MHz to 133MHz operating frequency • Distributes one clock input to one bank of five and one bank of four outputs • Separate output enable for each output bank • Output Skew

RENESAS

瑞萨

3.3V ZERO DELAY CLOCK BUFFER

DESCRIPTION: The IDT2309B is a high-speed phase-lock loop (PLL) clock buffer, designed to address high-speed clock distribution applications. The zero delay is achieved by aligning the phase between the incoming clock and the output clock, operable within the range of 10 to 133MHz. FEATURES: •

IDT

3.3V ZERO DELAY CLOCK BUFFER

DESCRIPTION: The IDT2309B is a high-speed phase-lock loop (PLL) clock buffer, designed to address high-speed clock distribution applications. The zero delay is achieved by aligning the phase between the incoming clock and the output clock, operable within the range of 10 to 133MHz. FEATURES: •

IDT

3.3V ZERO DELAY CLOCK BUFFER

FEATURES: • Phase-Lock Loop Clock Distribution • 10MHz to 133MHz operating frequency • Distributes one clock input to one bank of five and one bank of four outputs • Separate output enable for each output bank • Output Skew

RENESAS

瑞萨

3.3V ZERO DELAY CLOCK BUFFER

FEATURES: • Phase-Lock Loop Clock Distribution • 10MHz to 133MHz operating frequency • Distributes one clock input to one bank of five and one bank of four outputs • Separate output enable for each output bank • Output Skew

RENESAS

瑞萨

3.3V ZERO DELAY CLOCK BUFFER

DESCRIPTION: The IDT2309B is a high-speed phase-lock loop (PLL) clock buffer, designed to address high-speed clock distribution applications. The zero delay is achieved by aligning the phase between the incoming clock and the output clock, operable within the range of 10 to 133MHz. FEATURES: •

IDT

3.3V ZERO DELAY CLOCK BUFFER

DESCRIPTION: The IDT2309B is a high-speed phase-lock loop (PLL) clock buffer, designed to address high-speed clock distribution applications. The zero delay is achieved by aligning the phase between the incoming clock and the output clock, operable within the range of 10 to 133MHz. FEATURES: •

IDT

3.3V ZERO DELAY CLOCK BUFFER

FEATURES: • Phase-Lock Loop Clock Distribution • 10MHz to 133MHz operating frequency • Distributes one clock input to one bank of five and one bank of four outputs • Separate output enable for each output bank • Output Skew

RENESAS

瑞萨

3.3V ZERO DELAY CLOCK BUFFER

DESCRIPTION: The IDT2309B is a high-speed phase-lock loop (PLL) clock buffer, designed to address high-speed clock distribution applications. The zero delay is achieved by aligning the phase between the incoming clock and the output clock, operable within the range of 10 to 133MHz. FEATURES: •

IDT

3.3V ZERO DELAY CLOCK BUFFER

DESCRIPTION: The IDT2309B is a high-speed phase-lock loop (PLL) clock buffer, designed to address high-speed clock distribution applications. The zero delay is achieved by aligning the phase between the incoming clock and the output clock, operable within the range of 10 to 133MHz. FEATURES: •

IDT

封装/外壳:16-SOIC(0.154",3.90mm 宽) 包装:管件 描述:IC CLK BUFFER ZD STD DRV 16-SOIC 集成电路(IC) 时钟发生器,PLL,频率合成器

ETC

知名厂家

封装/外壳:16-SOIC(0.154",3.90mm 宽) 包装:托盘 描述:IC CLK BUFFER ZD 3.3V 16-SOIC 集成电路(IC) 时钟发生器,PLL,频率合成器

ETC

知名厂家

Pneumatic muffler

文件:96.1 Kbytes Page:1 Pages

FESTOFesto Corporation.

费斯托

High Current Toroid Inductors

文件:112.13 Kbytes Page:1 Pages

Bourns

伯恩斯

High Current Toroid Inductors Horizontal or vertical mount

文件:112.13 Kbytes Page:1 Pages

Bourns

伯恩斯

High Current Toroid Inductors

文件:112.13 Kbytes Page:1 Pages

Bourns

伯恩斯

High Current Toroid Inductors

文件:112.13 Kbytes Page:1 Pages

Bourns

伯恩斯

IDT2309B产品属性

  • 类型

    描述

  • 型号

    IDT2309B

  • 制造商

    IDT

  • 制造商全称

    Integrated Device Technology

  • 功能描述

    3.3V ZERO DELAY CLOCK BUFFER

更新时间:2025-8-17 20:00:00
IC供应商 芯片型号 品牌 批号 封装 库存 备注 价格
IDT
24+
NA/
30
优势代理渠道,原装正品,可全系列订货开增值税票
IDT
24+
TSSOP16
20000
全新原厂原装,进口正品现货,正规渠道可含税!!
IDT
2016+
TSSOP16
2762
只做原装,假一罚十,公司可开17%增值税发票!
IDTIntegratedDeviceTechn
25+23+
16-SOIC
17936
绝对原装正品全新进口深圳现货
IDT
24+
16-TSSOP
288
IDT
1210
23
公司优势库存 热卖中!
IDT
22+
SOP
5000
全新原装现货!自家库存!
IDT
23+
TSSOP16
8400
专注配单,只做原装进口现货
IDT
23+
TSSOP
12800
##公司主营品牌长期供应100%原装现货可含税提供技术
IDT
1047/
TSSOP
30
一级代理,专注军工、汽车、医疗、工业、新能源、电力

IDT2309B数据表相关新闻