型号 功能描述 生产厂家 企业 LOGO 操作
ICSSSTUAF32868BHLF

28-BIT CONFIGURABLE REGISTERED BUFFER FOR DDR2

Description This 28-bit 1:2 configurable registered buffer is designed for 1.7V to 1.9V VDD operation. All inputs are compatible with the JEDEC standard for SSTL_18, except the chip-select gate-enable (CSGEN), control (C), and reset (RESET) inputs, which are LVCMOS. All outputs are edge-controlle

IDT

28-BIT CONFIGURABLE REGISTERED BUFFER FOR DDR2

Features • 28-bit 1:2 registered buffer with parity check functionality • Supports SSTL_18 JEDEC specification on data inputs and outputs • Supports LVCMOS switching levels on CSGEN and RESET inputs • Low voltage operation: VDD = 1.7V to 1.9V • Available in 176-ball LFBGA package

RENESAS

瑞萨

28-BIT CONFIGURABLE REGISTERED BUFFER FOR DDR2

Description This 28-bit 1:2 configurable registered buffer is designed for 1.7V to 1.9V VDD operation. All inputs are compatible with the JEDEC standard for SSTL_18, except the chip-select gate-enable (CSGEN), control (C), and reset (RESET) inputs, which are LVCMOS. All outputs are edge-controlle

IDT

28-BIT CONFIGURABLE REGISTERED BUFFER FOR DDR2 CONFIDENTIAL

Features • 28-bit 1:2 registered buffer with parity check functionality • Supports SSTL_18 JEDEC specification on data inputs and outputs • Supports LVCMOS switching levels on CSGEN and RESET inputs • Low voltage operation: VDD = 1.7V to 1.9V • Available in 176-ball LFBGA package

RENESAS

瑞萨

28-BIT CONFIGURABLE REGISTERED BUFFER FOR DDR2 CONFIDENTIAL

Features • 28-bit 1:2 registered buffer with parity check functionality • Supports SSTL_18 JEDEC specification on data inputs and outputs • Supports LVCMOS switching levels on CSGEN and RESET inputs • Low voltage operation: VDD = 1.7V to 1.9V • Available in 176-ball LFBGA package

RENESAS

瑞萨

28-BIT CONFIGURABLE REGISTERED BUFFER FOR DDR2

Description This 28-bit 1:2 configurable registered buffer is designed for 1.7V to 1.9V VDD operation. All inputs are compatible with the JEDEC standard for SSTL_18, except the chip-select gate-enable (CSGEN), control (C), and reset (RESET) inputs, which are LVCMOS. All outputs are edge-controlle

IDT

28-BIT CONFIGURABLE REGISTERED BUFFER FOR DDR2

Description This 28-bit 1:2 configurable registered buffer is designed for 1.7V to 1.9V VDD operation. All inputs are compatible with the JEDEC standard for SSTL_18, except the chip-select gate-enable (CSGEN), control (C), and reset (RESET) inputs, which are LVCMOS. All outputs are edge-controlle

IDT

更新时间:2025-10-13 9:52:00
IC供应商 芯片型号 品牌 批号 封装 库存 备注 价格
ICSI
23+
QFN
50000
全新原装正品现货,支持订货
ICS
9
公司优势库存 热卖中!
ICS
25+
TSSOP
2560
绝对原装!现货热卖!
IDT
23+
BGA
3000
一级代理原厂VIP渠道,专注军工、汽车、医疗、工业、
ICS
07+
TSSOP
308
普通
INTEGRATEDCI
05+
原厂原装
4714
只做全新原装真实现货供应
ICS
23+
BGA
783
全新原装正品现货,支持订货
ICS
25+
QFN56
1451
全新原装正品支持含税
ICS
24+
TSSOP-48
5825
公司原厂原装现货假一罚十!特价出售!强势库存!
ICS
21+
BGA96
10000
原装现货假一罚十

ICSSSTUAF32868BHLF数据表相关新闻

  • ICX641UKM

    https://hch01.114ic.com/

    2020-11-13
  • ICS9P935AFLF

    热门搜索: 有源可编程延迟线延迟线/定时元件,可编程延迟延迟线/定时元件,有源抽头延迟线SMD / SMT延迟线/定时元件,精密可编程延迟线/定时元件,有源可编程延迟线延迟线/定时元件,宽带时延延迟线/时序元素

    2020-7-28
  • ICX229AL-ASONY原装的ICX229AKE的芯片

    ICX229AL-A 真实库存,数量五千

    2019-8-8
  • ICX681SQW-C承诺百分之百原装

    瀚佳科技(深圳)有限公司: 专业销售集成电路IC.单片机.内存闪存.二三级管模块等电子元器件。

    2018-12-30
  • ICS9UMS9001AKLFT原装正品放心购买

    瀚佳科技: 专业销售集成电路IC.单片.内存闪存.二三级管模块等电子元器件.欢迎询价购买。

    2018-12-28
  • ICS9FGP202AKLFT瀚佳科技只做进口原装现货

    瀚佳科技: 专业销售集成电路IC.单片.内存闪存.二三级管模块等电子元器件.欢迎询价购买。

    2018-12-28