型号 功能描述 生产厂家 企业 LOGO 操作
ICS854S204I

LOW SKEW, DUAL, PROGRAMMABLE 1-TO-2 DIFFERENTIALTO-LVDS, LVPECL FANOUT BUFFER

GENERAL DESCRIPTION The ICS854S204I is a low skew, high performance dual, programmable 1-to-2 Differential-to-LVDS, LVPECL Fanout Buffer and a member of the HiPerClockS™family of High Performance Clock Solutions from IDT. The PCLKx, nPCLKx pairs can accept most standard differential input levels.

IDT

ICS854S204I

Low Skew, Dual, Programmable 1-to-2 Differential-to-LVDS, LVPECL Fanout Buffer

Features • Two programmable differential LVDS or LVPECL output banks • Two differential clock input pairs • PCLKx, nPCLKx pairs can accept the following differential input levels: LVDS, LVPECL, SSTL, CML • Maximum output frequency: 3GHz • Translates any single ended input signal to LVDS leve

RENESAS

瑞萨

ICS854S204I

Low Skew, Dual, Programmable 1-to-2 Differential-to-LVDS, LVPECL Fanout Buffer

文件:1.42533 Mbytes Page:23 Pages

IDT

Low Skew, Dual, Programmable 1-to-2 Differential-to-LVDS, LVPECL Fanout Buffer

文件:1.42533 Mbytes Page:23 Pages

IDT

LOW SKEW, DUAL, PROGRAMMABLE 1-TO-2 DIFFERENTIALTO-LVDS, LVPECL FANOUT BUFFER

GENERAL DESCRIPTION The ICS854S204I is a low skew, high performance dual, programmable 1-to-2 Differential-to-LVDS, LVPECL Fanout Buffer and a member of the HiPerClockS™family of High Performance Clock Solutions from IDT. The PCLKx, nPCLKx pairs can accept most standard differential input levels.

IDT

Low Skew, Dual, Programmable 1-to-2 Differential-to-LVDS, LVPECL Fanout Buffer

Features • Two programmable differential LVDS or LVPECL output banks • Two differential clock input pairs • PCLKx, nPCLKx pairs can accept the following differential input levels: LVDS, LVPECL, SSTL, CML • Maximum output frequency: 3GHz • Translates any single ended input signal to LVDS leve

RENESAS

瑞萨

Low Skew, Dual, Programmable 1-to-2 Differential-to-LVDS, LVPECL Fanout Buffer

Features • Two programmable differential LVDS or LVPECL output banks • Two differential clock input pairs • PCLKx, nPCLKx pairs can accept the following differential input levels: LVDS, LVPECL, SSTL, CML • Maximum output frequency: 3GHz • Translates any single ended input signal to LVDS leve

RENESAS

瑞萨

Low Skew, Dual, Programmable 1-to-2 Differential-to-LVDS, LVPECL Fanout Buffer

文件:1.42533 Mbytes Page:23 Pages

IDT

Low Skew, Dual, Programmable 1-to-2 Differential-to-LVDS, LVPECL Fanout Buffer

文件:1.42533 Mbytes Page:23 Pages

IDT

更新时间:2025-11-3 16:52:00
IC供应商 芯片型号 品牌 批号 封装 库存 备注 价格
IDT
原厂封装
9800
原装进口公司现货假一赔百
IDT(Renesas收购)
24+
NA/
8735
原厂直销,现货供应,账期支持!
ICS
25+23+
SSOP16
38721
绝对原装正品全新进口深圳现货
IDT
2450+
QFN
8850
只做原装正品假一赔十为客户做到零风险!!
ICS
24+
BGA
500
IDT
18+
TSSOP16
85600
保证进口原装可开17%增值税发票
Renesas
25+
电联咨询
7800
公司现货,提供拆样技术支持
IDT
23+
TSSOP24
10000
原厂授权一级代理,专业海外优势订货,价格优势、品种
ICS
24+
FCQFN
9600
原装现货,优势供应,支持实单!
ICS
2447
SSOP16
100500
一级代理专营品牌!原装正品,优势现货,长期排单到货

ICS854S204I数据表相关新闻

  • ICS9DB403D 9DB403DGLFT 原装现货支持。

    4个输出差分缓冲器PCIe Gen 1 Gen 2 ICS9DB403D 9DB403DGLFT IC

    2024-7-29
  • ICS8442AYLF

    ICS8442AYLF

    2023-5-23
  • ICS843002AKI-41LF

    1 Output 时钟合成器/抖动清除器 , 400 MHz 时钟合成器/抖动清除器 , 4 Output - 40 C 时钟合成器/抖动清除器 , 13.6 GHz 时钟合成器/抖动清除器 , TSSOP-64 + 70 C 0 C 时钟合成器/抖动清除器 , LMK04906 时钟合成器/抖动清除器

    2020-11-13
  • ICS950805AGT

    https://hch01.114ic.com/

    2020-11-13
  • ICS843002AKI-41LF

    1 Output 时钟合成器/抖动清除器 , LVCMOS, LVDS, LVPECL 时钟合成器/抖动清除器 , 6 Output 时钟合成器/抖动清除器 , + 125 C - 40 C 时钟合成器/抖动清除器 , 1570 MHz 时钟合成器/抖动清除器 , 1750 MHz 时钟合成器/抖动清除器

    2020-7-8
  • ICS91719AGT,ICS9176-01,ICS9248AF-101T,ICS9250AF-29T,ICS9250BF-19T-IBO

    ICS91719AGT,ICS9176-01,ICS9248AF-101T,ICS9250AF-29T,ICS9250BF-19T-IBO

    2020-2-26