4-bit synchronous decade counter with asynchronous reset

DESCRIPTION The HEF40160B is a fully synchronous edge-triggered 4-bit decade counter with a clock input (CP), an overriding asynchronous master reset (MR), four parallel data inputs (P0to P3), three synchronous mode control inputs (parallel enable (PE), count enable parallel (CEP) and count ena

Inductive Sensor

Features ■M18 × 1 threaded barrel ■Chrome-plated brass ■DC 2-wire, nom. 8.2 VDC ■Output acc. to DIN EN 60947-5-6 (NAMUR) ■Terminal chamber ■ATEX category II 1 G, Ex zone 0 ■ATEX category II 1 D, Ex zone 20 ■SIL2 (Low Demand Mode) acc. to IEC 61508, PL c acc. to ISO 13849-1 with HFT0 ■SIL

CMOS Synchronous Programmable 4-Bit Counters

CMOS Synchronous Programmable 4-Bit Counters CD40160BMS, CD40161BMS, CD40162BMS and CD40163BMS are 4-bit synchronous programmable counters. The CLEAR function of the CD40162BMS and CD40163BMS is synchronous and a low level at the CLEAR input sets all four outputs low on the next positive CLOCK

CMOS Synchronous Programmable 4-Bit Counters

文件：958.23 Kbytes Page：17 Pages

Decade Counter with Asynchronous Clear

文件：150.85 Kbytes Page：8 Pages

CMOS Synchronous Programmable 4-Bit Counters

文件：552.41 Kbytes Page：13 Pages