Single Port Bypass Circuit with CDR & Data Valid Detection Capability for Fibre Channel Arbitrated Loops

Description The HDMP-0422 is a Single Port Bypass Circuit (PBC) with Clock and Data Recovery (CDR) capability included. This integrated circuit provides a low-cost, lowpower physical-layer solution for Fibre Channel Arbitrated Loop (FC-AL) disk array configurations. By using a PBC such as the HDM

Quad Port Bypass Circuit for Fibre Channel Arbitrated Loops

Description The HDMP-0440 is a Quad Port Bypass Circuit (PBC), which provides a low-cost, low-power physical-layer solution for Fibre Channel Arbitrated Loop (FC-AL) disk array configurations. By using a PBC such as the HDMP-0440, hard disks may be pulled out or swapped while other disks in the a

Quad Port Bypass Circuit for Fibre Channel Arbitrated Loops

Description The HDMP-0450 is a Quad Port Bypass Circuit (PBC) which provides a low-cost, low-power physical-layer solution for Fibre Channel Arbitrated Loop (FC-AL) disk array configurations. By using a PBC such as the HDMP-0450, hard disks may be pulled out or swapped while other disks in the ar

Quad Port Bypass Circuit with CDR for Fibre Channel Arbitrated Loops

Description The HDMP-0452 is a Quad Port Bypass Circuit (PBC) with a Clock and Data Recovery (CDR) circuit included. This device minimizes part count, cost and jitter accumulation while repeating incoming signals. Port Bypass Circuits are used in hard disk arrays constructed in Fibre Channel Arbi

Octal Cell Port Bypass Circuit without Clock and Data Recovery

Description The HDMP-0480 is an Octal Cell Port Bypass Circuit (PBC). This device minimizes part count, cost and jitter accumulation. Port Bypass Circuits are used in hard disk arrays constructed in Fibre Channel Arbitrated Loop (FC-AL) configurations. By using Port Bypass Circuits, hard disks ma

Octal Cell Port Bypass Circuit with CDR and Data Valid Detection

Description The HDMP-0482 is an Octal Cell Port Bypass Circuit (PBC) with Clock and Data Recovery (CDR) and data valid detection capability included. This device minimizes part count, cost and jitter accumulation while repeating incoming signals. Port Bypass Circuits are used in hard disk arrays

4Low Cost Gigabit Rate Transmit/Receive Chip Set

Description The HDMP-1012 transmitter and the HDMP-1014 receiver are used to build a high speed data link for point to point communication. The monolithic silicon bipolar transmitter chip and receiver chip are each provided in a standard aluminum M-Quad 80 package. Features • Transparent, Exten

4Low Cost Gigabit Rate Transmit/Receive Chip Set

Description The HDMP-1012 transmitter and the HDMP-1014 receiver are used to build a high speed data link for point to point communication. The monolithic silicon bipolar transmitter chip and receiver chip are each provided in a standard aluminum M-Quad 80 package. Features • Transparent, Exten

Low Cost Gigabit Rate Transmit/Receive Chip Set with TTL I/Os

Description The HDMP-1022 transmitter and the HDMP-1024 receiver are used to build a high-speed data link for point-to-point communication. The monolithic silicon bipolar transmitter chip and receiver chip are each provided in a standard aluminum M-Quad 80 package. Features • Transparent, Exten

Low Cost Gigabit Rate Transmit/Receive Chip Set with TTL I/Os

Description The HDMP-1022 transmitter and the HDMP-1024 receiver are used to build a high-speed data link for point-to-point communication. The monolithic silicon bipolar transmitter chip and receiver chip are each provided in a standard aluminum M-Quad 80 package. Features • Transparent, Exten

1.4 GBd Transmitter/Receiver Chip Set with CIMT Encoder/Decoder and Variable Data Rate

Description The HDMP-1032 transmitter and HDMP-1034 receiver are used together to build a high-speed data link for point-to-point communication. These silicon bipolar transmitter and receiver chips are housed in standard plastic 64 pin PQFP packages. Features • 3.3 V supply, low power dissipati

Transmitter/Receiver Chip Set

Description The HDMP-1032A transmitter and HDMP-1034A receiver are used together to build a high-speed data link for point-to-point communication. These silicon bipolar transmitter and receiver chips are housed in standard plastic 64 pin PQFP packages. Features • 3.3 V supply, low power dissipa

1.4 GBd Transmitter/Receiver Chip Set with CIMT Encoder/Decoder and Variable Data Rate

Description The HDMP-1032 transmitter and HDMP-1034 receiver are used together to build a high-speed data link for point-to-point communication. These silicon bipolar transmitter and receiver chips are housed in standard plastic 64 pin PQFP packages. Features • 3.3 V supply, low power dissipati

Transmitter/Receiver Chip Set

Description The HDMP-1032A transmitter and HDMP-1034A receiver are used together to build a high-speed data link for point-to-point communication. These silicon bipolar transmitter and receiver chips are housed in standard plastic 64 pin PQFP packages. Features • 3.3 V supply, low power dissipa

Fibre Channel Transmitter and Receiver Chipset

Description The HDMP-1512 transmitter and the HDMP-1514 receiver are bipolar integrated circuits, separately packaged, in 80 pin M-Quad packages. They are used to build a high speed Fibre Channel link for point to point data communications. Features • ANSI X3.230-1994 Fibre Channel Standard Com

Fibre Channel Transmitter and Receiver Chipset

Description The HDMP-1512 transmitter and the HDMP-1514 receiver are bipolar integrated circuits, separately packaged, in 80 pin M-Quad packages. They are used to build a high speed Fibre Channel link for point to point data communications. Features • ANSI X3.230-1994 Fibre Channel Standard Com

Fibre Channel Transceiver Chip

Description The HDMP-1526 transceiver is a single silicon bipolar integrated circuit packaged in an EDQuad package. It provides a low-cost, low-power physical layer solution for 1062.5 MBd Fibre Channel or proprietary link interfaces. It provides complete FC-0 functionality for copper transmissio

Fibre Channel Transceiver Chip

Description The HDMP-1536/46 transceiver is a single silicon bipolar integrated circuit packaged in a plastic QFP package. It provides a low-cost, low-power physical layer solution for 1062.5 MBd Fibre Channel or proprietary link interfaces. It provides complete FC-0 functionality for copper tran

Fibre Channel Transceiver Chip

Description The HDMP-1536/46 transceiver is a single silicon bipolar integrated circuit packaged in a plastic QFP package. It provides a low-cost, low-power physical layer solution for 1062.5 MBd Fibre Channel or proprietary link interfaces. It provides complete FC-0 functionality for copper tran

Gigabit Ethernet Transceiver Chip

Description The HDMP-1636/46 transceiver is a single silicon bipolar integrated circuit packaged in a plastic QFP package. It provides a low-cost, low-power physical layer solution for 1250 MBd Gigabit Ethernet or proprietary link interfaces. It Gigabit Ethernet Transceiver Chip Preliminary Techn

Gigabit Ethernet and Fibre Channel SerDes ICs

Description The HDMP-1636A/46A/T1636A transceiver is a single integrated circuit packaged in a plastic QFP package. It provides a low-cost, low-power physical layer solution for 1250 MBd Gigabit Ethernet, 1062.5 MBd Fibre Channel, and proprietary link interfaces. It provides complete Serialize/De

Gigabit Ethernet SerDes Circuit with Differential PECL Clock Inputs

Description The HDMP-1637A transceiver is a single silicon bipolar integrated circuit packaged in a plastic QFP package. It provides a low-cost, low-power physical layer solution for 1250 MBd Gigabit Ethernet or proprietary link interfaces. It provides complete Serialize/Deserialize (SerDes) for

Gigabit Ethernet Transceiver Chip with Dual Serial I/O and Differential PECL Clock Inputs

Description The HDMP-1638 transceiver is a single silicon bipolar integrated circuit packaged in a plastic QFP package. It provides a low-cost, low-power physical layer solution for 1250 MBd Gigabit Ethernet or proprietary link interfaces. It provides complete Serialize/Deserialize (“SerDes”) fo

Gigabit Ethernet Transceiver Chip

Description The HDMP-1636/46 transceiver is a single silicon bipolar integrated circuit packaged in a plastic QFP package. It provides a low-cost, low-power physical layer solution for 1250 MBd Gigabit Ethernet or proprietary link interfaces. It Gigabit Ethernet Transceiver Chip Preliminary Techn

Gigabit Ethernet and Fibre Channel SerDes ICs

Description The HDMP-1636A/46A/T1636A transceiver is a single integrated circuit packaged in a plastic QFP package. It provides a low-cost, low-power physical layer solution for 1250 MBd Gigabit Ethernet, 1062.5 MBd Fibre Channel, and proprietary link interfaces. It provides complete Serialize/De

1.25 Gbps Four Channel SerDes with 5-pin DDR SSTL-2 Parallel Interface

Functional Description This data sheet describes HDMP-1685A, a 1.25 Gbps, four-channel, 5-pin per channel parallel interface SERDES device. The HDMP-1685A 5-pin parallel interface device enables a single ASIC to drive twice as many channels using half as many parallel lines. This is accomplished

Four Channel SerDes Circuit for Gigabit Ethernet and Fibre Channel

Functional Description The HDMP-1687 is a four channel SERDES device. HDMP-1687 is in a 208-ball TBGA package with four 1.0625/1.25 Gbps serial I/O. This integrated circuit provides a lowcost, low-power, small-form-factor physical-layer solution for multi-link Gigabit Ethernet/Fibre Channel inter

Gigabit Ethernet and Fibre Channel SerDes ICs

Description The HDMP-1636A/46A/T1636A transceiver is a single integrated circuit packaged in a plastic QFP package. It provides a low-cost, low-power physical layer solution for 1250 MBd Gigabit Ethernet, 1062.5 MBd Fibre Channel, and proprietary link interfaces. It provides complete Serialize/De

Port Bypass Circuits for Fibre Channel Arbitrated Loop Standard and its Extensions

文件：161.17 Kbytes Page：12 Pages

Single Port Bypass Circuit with CDR & Data Valid Detection Capability for Fibre Channel Arbitrated Loops

Quad Port Bypass Circuit for Fibre Channel Arbitrated Loops

Quad Port Bypass Circuit for Fibre Channel Arbitrated Loops

AGILENT HDMP-0552 QUAD PORT BYPASS CIRCUIT WITH CDR AND DATA VALID DETECTION

文件：266.77 Kbytes Page：12 Pages

1000BASE-T Small Form Pluggable Low Voltage (3.3 V) Electrical Transceiver over Category 5 Unshielded Twisted Pair Cable

文件：820.42 Kbytes Page：25 Pages

2.5/1.25 GBd Serdes Circuit

文件：258.6 Kbytes Page：23 Pages

Quad 2.125/1.0625 GBd Fibre Channel General Purpose SerDes

文件：356.09 Kbytes Page：28 Pages

3.2 Gbit/sec 68x68 Crosspoint Switch

文件：162.68 Kbytes Page：18 Pages