General-Purpose Logics

Octal Edge-Triggered D-type Flip-Flops with 3-state Outputs

Description The HD74LV374A has eight edge trigger D type flip flops with three state outputs in a 20 pin package. Data at the D inputs meeting set up requirements, are transferred to the Q outputs on positive going transitions of the clock input. When the clock input goes low, data at the D input

Octal Edge-Triggered D-type Flip-Flops with 3-state Outputs

文件：108.11 Kbytes Page：12 Pages

Octal D-type flip-flop; positive edge-trigger 3-State

DESCRIPTION The 74LV374 is a low-voltage Si-gate CMOS device and is pin and function compatible with 74HC/HCT374. FEATURES • Wide operating voltage: 1.0 to 5.5V • Optimized for Low Voltage applications: 1.0 to 3.6V • Accepts TTL input levels between VCC = 2.7V and VCC = 3.6V • Typical VOLP (

Octal D-type flip-flop; positive edge-trigger 3-State

DESCRIPTION The 74LV374 is a low-voltage Si-gate CMOS device and is pin and function compatible with 74HC/HCT374. FEATURES • Wide operating voltage: 1.0 to 5.5V • Optimized for Low Voltage applications: 1.0 to 3.6V • Accepts TTL input levels between VCC = 2.7V and VCC = 3.6V • Typical VOLP (

Octal D-type flip-flop; positive edge-trigger 3-State

DESCRIPTION The 74LV374 is a low-voltage Si-gate CMOS device and is pin and function compatible with 74HC/HCT374. FEATURES • Wide operating voltage: 1.0 to 5.5V • Optimized for Low Voltage applications: 1.0 to 3.6V • Accepts TTL input levels between VCC = 2.7V and VCC = 3.6V • Typical VOLP (

Octal D-type flip-flop; positive edge-trigger 3-State

DESCRIPTION The 74LV374 is a low-voltage Si-gate CMOS device and is pin and function compatible with 74HC/HCT374. FEATURES • Wide operating voltage: 1.0 to 5.5V • Optimized for Low Voltage applications: 1.0 to 3.6V • Accepts TTL input levels between VCC = 2.7V and VCC = 3.6V • Typical VOLP (

OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS

文件：847.53 Kbytes Page：20 Pages