Octal D-type Flip-Flops (with 3-state outputs)

Description These devices are positive edge triggered flip-flops. The difference between HD74HCT564 and HD74HCT574 is only that the former has inverting outputs and the latter has noninvertering outputs. Data at the D inputs, meeting the set-up and hold time requirements, are transferred to

Octal D-type flip-flop; positive-edge trigger; 3-state; inverting

GENERAL DESCRIPTION The 74HC/HCT564 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7A. FEATURES • 3-state inverting outputs for bus oriented applications • 8-bit positive-edge tr

Octal D-type flip-flop; positive-edge trigger; 3-state; inverting

GENERAL DESCRIPTION The 74HC/HCT564 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7A. FEATURES • 3-state inverting outputs for bus oriented applications • 8-bit positive-edge tr

Octal D-type flip-flop; positive-edge trigger; 3-state; inverting

GENERAL DESCRIPTION The 74HC/HCT564 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7A. FEATURES • 3-state inverting outputs for bus oriented applications • 8-bit positive-edge tr

High Speed CMOS Logic Octal D-Type Flip-Flop, Three-State Inverting Positive-Edge Triggered

文件：52.8 Kbytes Page：9 Pages

High-Speed CMOS Logic Octal D-Type Flip-Flop, Three-State Inverting Positive-Edge Triggered

文件：431.78 Kbytes Page：16 Pages