Octal Bus Transceivers/Registers with Multiplexed 3-state outputs

Description Six control inputs enable this device to be used as a latched transceiver, unlatched transceiver or a combination of both. As a latched transceiver, data from one bus is stored for later retrieval by the other bus. Alternately real time bus data (unlatched) may be directly transferred

Octal bus transceiver/register; 3-state; inverting

GENERAL DESCRIPTION The 74HC/HCT648 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7A. FEATURES • Independent register for A and B buses • Multiplexed real-time and stored data

HC648 OCTAL BUS TRANSCEIVER/REGISTER 3-STATE, INV. HC646 OCTAL BUS TRANSCEIVER/REGISTER 3-STATE

DESCRIPTION The M74HC646/648 are high speed CMOS OCTAL BUS TRANSCEIVERS AND REGISTERS, (3- STATE) fabricated in silicon gate C2MOS technology. They have the same high speed performance of LSTTL combined with true CMOS low power consumption. ■ HIGH SPEED fMAX = 73 MHz (TYP.) AT VCC = 5 V ■

HIGH-SPEED CMOS LOGIC(OCTAL BUS TRANSCEIVER/REGISTER,3-STATE)

文件：245.15 Kbytes Page：8 Pages

Non-Inverting Octal Bus Transceiver/Registers

文件：198.84 Kbytes Page：6 Pages