16-bit D-type Flip Flops with 3-state Outputs

Description The HD74ALVCH16374 has sixteen edge trigger D type flip flops with three state outputs in a 48 pin package. Features • VCC = 2.3 V to 3.6 V • Typical VOL ground bounce 2.0 V (@VCC = 3.3 V, Ta = 25°C) • High output curre

16-bit D-type Flip Flops with 3-state Outputs

Description The HD74ALVCH16374 has sixteen edge trigger D type flip flops with three state outputs in a 48 pin package. Features • VCC = 2.3 V to 3.6 V • Typical VOL ground bounce 2.0 V (@VCC = 3.3 V, Ta = 25°C) • High output curre

16-bit D-type Flip Flops with 3-state Outputs

Standard IC>General-Purpose Logics>HD74ALVC Series

16-bit D-type Flip Flops with 3-state Outputs

文件：108.91 Kbytes Page：11 Pages

General-Purpose Logics-HD74ALVC Series

2.5V/3.3V 16-bit edge-triggered D-type flip-flop 3-State

DESCRIPTION The 74ALVCH16374 is a 16-bit edge-triggered flip-flop featuring separate D-type inputs for each flip-flop and 3-State outputs for bus oriented applications. Incorporates bus hold data inputs which eliminate the need for external pull-up or pull-down resistors to hold unused inputs. Th

2.5 V/3.3 V 16-bit edge-triggered D-type flip-flop; 3-state

1. General description The 74ALVCH16374 is a 16-bit edge-triggered D-type flip-flop with bus hold inputs and 3-state outputs. The device can be used as two 8-bit flip-flops or one 16-bit flip-flop. The device features two clocks (1CP and 2CP) and two output enables (1OE and 2OE), each controlli

Low Voltage 16-Bit D-Type Flip-Flop with Bushold

General Description The ALVCH16374 contains sixteen non-inverting D-type flip-flops with 3-STATE outputs and is intended for bus oriented applications. The device is byte controlled. A buffered clock (CP) and output enable (OE) are common to each byte and can be shorted together for full 16-bit o

LOW VOLTAGE CMOS 16-BIT D-TYPE FLIP-FLOP (3-STATE) WITH 3.6V TOLERANT INPUTS AND OUTPUTS

DESCRIPTION The 74ALVCH16374 is a low voltage CMOS 16 BIT D-TYPE FLIP-FLOP with 3 STATE OUTPUTS NON INVERTING fabricated with sub-micron silicon gate and five-layer metal wiring C2MOS technology. It is ideal for low power and very high speed 1.65 to 3.6V applications; it can be interfaced to 3.6V

2.5 V/3.3 V 16-bit edge-triggered D-type flip-flop; 3-state