16-bit Buffer / Driver with 3-state Outputs

Description The HD74ALVC162244 is designed specifically to improve both the performance and density of 3-state memory address drivers, clock drivers, and bus oriented receivers and transmitters. The device can be used as four 4-bit buffers, two 8-bit buffers, or one 16-bit buffer. It provides tru

16-bit Universal Bus Driver with 3-state Outputs

Description This HD74ALVC162334 is a 16-bit universal bus driver is designed for 2.3 V to 3.6 V VCC operation. All outputs, which are designed to sink up to 12 mA, include equivalent 26 Ω resistors to reduce overshoot and undreshoot. Features • VCC = 2.3 V to 3.6 V • Typical VOL ground bounce

16-bit Buffer / Driver with 3-state Outputs

Description This 16-bit buffer / driver is designed for 2.3 V to 3.6 V VCC operation. The HD74ALVC16244 is designed specifically to improve the performance and density of 3-state memory address drivers, clock drivers, and bus oriented receivers and transmitters. The device can be used as four 4-

18-bit Universal Bus Driver with 3-state Outputs and Inverted Latch Enable

Description The HD74ALVC162834 is an 18-bit universal bus driver designed for 2.3 V to 3.6 V VCC operation. Features • Meets “PC SDRAM registered DIMM design support document, Rev. 1.2” • VCC = 2.3 V to 3.6 V • Typical VOL ground bounce

18-bit Universal Bus Driver with 3-state Outputs and Inverted Latch Enable

Description The HD74ALVC162834A is an 18-bit universal bus driver designed for 2.3 V to 3.6 V VCC operation. Features • Supports PC133 and meets “PC SDRAM registered DIMM specification, Rev. 1.1” • VCC = 2.3 V to 3.6 V • Typical VOL ground bounce

18-bit Universal Bus Driver with 3-state Outputs

Description The HD74ALVC162835 is an 18-bit universal bus driver designed for 2.3 V to 3.6 V VCC operation. Data flow from A to Y is controlled by the output enable (OE). The device operates in the transparent mode when the latch enable (LE) is high. When LE is low, the A data is latched if the c

18-bit Universal Bus Driver with 3-state Outputs

Description The HD74ALVC162835 is an 18-bit universal bus driver designed for 2.3 V to 3.6 V VCC operation. Features • Meets “PC SDRAM registered DIMM design support document, Rev. 1.2” • VCC = 2.3 V to 3.6 V • Typical VOL ground bounce

18-bit Universal Bus Driver with 3-state Outputs

Description The HD74ALVC162835A is an 18-bit universal bus driver designed for 2.3 V to 3.6 V VCC operation. Data flow from A to Y is controlled by the output enable (OE). The device operates in the transparent mode when the latch enable (LE) is high. When LE is low, the A data is latched if the

20-bit Universal Bus Driver with 3-state Outputs

Description This 20-bit universal bus driver is designed for 2.3 V to 3.6 V VCC operation. Features • VCC = 2.3 V to 3.6 V • Typical VOL ground bounce 2.0 V (@VCC = 3.3 V, Ta = 25°C) • High output current ±12 mA (@VCC = 3.0 V) • A

16-bit Universal Bus Driver with 3-state Outputs

Description This HD74ALVC16334 is a 16-bit universal bus driver is designed for 2.3 V to 3.6 V VCC operation. Features • VCC = 2.3 V to 3.6 V • Typical VOL ground bounce 2.0 V (@VCC = 3.3 V, Ta = 25°C) • High output current ±24 mA

18-bit Universal Bus Driver with 3-state Outputs and Inverted Latch Enable

Description The HD74ALVC16834 is an 18-bit universal bus driver designed for 2.3 V to 3.6 V VCC operation. Features • Meets “PC SDRAM registered DIMM design support document, Rev. 1.2” • Typical VOL ground bounce 2.0 V (@VCC = 3.3 V

18-bit Universal Bus Driver with 3-state Outputs

Description The HD74ALVC16835 is an 18-bit universal bus driver designed for 2.3 V to 3.6 V VCC operation. Data flow from A to Y is controlled by output enable (OE). The device operates in the transparent mode when the latch enable (LE) input is high. The A data is latched if the clock (CLK) inpu

18-bit Universal Bus Driver with 3-state Outputs

Description The HD74ALVC16835 is an 18-bit universal bus driver designed for 2.3 V to 3.6 V VCC operation. Data flow from A to Y is controlled by output enable (OE). The device operates in the transparent mode when the latch enable (LE) input is high. The A data is latched if the clock (CLK) inpu

18-bit Universal Bus Driver with 3-state Outputs

Description The HD74ALVC16835 is an 18-bit universal bus driver designed for 2.3 V to 3.6 V VCC operation. Data flow from A to Y is controlled by output enable (OE). The device operates in the transparent mode when the latch enable (LE) input is high. The A data is latched if the clock (CLK) inpu

20-bit Universal Bus Driver with 3-state Outputs

Description This 20-bit universal bus driver is designed for 2.3 V to 3.6 V VCC operation. Features • VCC = 2.3 V to 3.6 V • Typical VOL ground bounce 2.0 V (@VCC = 3.3 V, Ta = 25°C) • High output current ±24 mA (@VCC = 3.0 V)

Single Buffer / Driver with Open Drain

Single Buffer / Driver with Open Drain

Single Buffer / Driver with Open Drain

Description The HD74ALVC1G07 has a buffer in a 5 pin package. Low voltage and high-speed operation is suitable for the battery powered products (e.g., notebook computers), and the low power consumption extends the battery life. Features • The basic gate function is lined up as Renesas uni logic

Single Buffer / Driver with Open Drain

Description The HD74ALVC1G07 has a buffer in a 5 pin package. Low voltage and high-speed operation is suitable for the battery powered products (e.g., notebook computers), and the low power consumption extends the battery life. Features • The basic gate function is lined up as Renesas uni logic

2-channel Multiplexer

Description The HD74ALVC2G157 has 2-channel multiplexer in an 8 pin package. Low voltage and high-speed operation is suitable for the battery powered products (e.g., notebook computers), and the low power consumption extends the battery life. Features • The basic gate function is lined up a

2-channel Multiplexer

Description The HD74ALVC2G157 has 2-channel multiplexer in an 8 pin package. Low voltage and high-speed operation is suitable for the battery powered products (e.g., notebook computers), and the low power consumption extends the battery life. Features • The basic gate function is lined up a

16-bit Buffers / Drivers with 3-state Outputs

Description The HD74ALVCH162244 is designed specifically to improve both the performance and density of 3-state memory address drivers, clock drivers, and bus oriented receivers and transmitters. The device can be used as four 4-bit buffers, two 8-bit buffers, or one 16-bit buffer. It provides tr

16-bit Buffers / Drivers with 3-state Outputs

Description The HD74ALVCH162244 is designed specifically to improve both the performance and density of 3-state memory address drivers, clock drivers, and bus oriented receivers and transmitters. The device can be used as four 4-bit buffers, two 8-bit buffers, or one 16-bit buffer. It provides tr

12-bit to 24-bit Multiplexed D-type Latches with 3-state Outputs

Description The HD74ALVCH162260 is a 12-bit to 24-bit multiplexed D-type latch used in applications where two separate data paths must be multiplexed onto, or demultiplexed from, a single data path. Typical applications include multiplexing and / or demultiplexing of address and data information

12-bit to 24-bit Registered Bus Exchanger with 3-state Outputs

Description The HD74ALVCH162270 is used in applications where data must be transferred from a narrow high speed bus to a wide lower frequency bus. The device provides synchronous data exchange between the two ports. Features • VCC = 2.3 V to 3.6 V • Typical VOL ground bounce

12-bit to 24-bit Registered Bus Exchanger with 3-state Outputs

Description The HD74ALVCH162270 is used in applications where data must be transferred from a narrow high speed bus to a wide lower frequency bus. The device provides synchronous data exchange between the two ports. Features • VCC = 2.3 V to 3.6 V • Typical VOL ground bounce

16-bit Universal Bus Driver with 3-state Outputs

Description This HD74ALVCH162334 is a 16-bit universal bus driver is designed for 2.3 V to 3.6 V VCC operation. Features • VCC = 2.3 V to 3.6 V • Typical VOL ground bounce 2.0 V (@VCC = 3.3 V, Ta = 25°C) • High output current ±12 m

16-bit Transparent D-type Latches with 3-state Outputs

Description The HD74ALVCH162373 is particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers. It can be used as two 8-bit latches or one 16-bit latch. When the latch enable (LE) input is high, the Q outputs follow the data (D) inputs. Whe

16-bit Edge triggered D-type Flip Flops with 3-state Outputs

Description The HD74ALVCH162374 is particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers. It can be used as two 8-bit flip flops or one 16-bit flip flop. On the positive transition of the clock (CLK) input, the Q outputs of the flip f

16-bit Buffers / Drivers with 3-state Outputs

Description The HD74ALVCH16244 is designed specifically to improve both the performance and density of three state memory address drivers, clock drivers, and bus oriented receivers and transmitters. The device can be used as four 4-bit buffers, two 8-bit buffers, or one 16-bit buffer. It provides

16-bit Buffers / Drivers with 3-state Outputs

Description The HD74ALVCH16244 is designed specifically to improve both the performance and density of three state memory address drivers, clock drivers, and bus oriented receivers and transmitters. The device can be used as four 4-bit buffers, two 8-bit buffers, or one 16-bit buffer. It provides

16-bit Bus Transceivers with 3-state Outputs

Description The HD74ALVCH16245 is designed for asynchronous communication between data buses. The control function implementation minimizes external timing requirements. This device can be used as two 8-bit transceivers or one 16-bit transceiver. Features • VCC = 2.3 V to 3.6 V • Typical

6-bit Bus Transceivers with 3-state Outputs

Description The HD74ALVCH16245 is designed for asynchronous communication between data buses. The control function implementation minimizes external timing requirements. This device can be used as two 8-bit transceivers or one 16-bit transceiver. Features • VCC = 2.3 V to 3.6 V • Typical

18-bit Universal Bus Transceivers with 3-state Outputs

Description Data flow in each direction is controlled by output enable (OEAB and OEBA), latch enable (LEAB and LEBA), and clock (CLKAB and CLKBA) inputs. For A to B data flow, the device operates in the transparent mode when LEAB is high. When LEAB is low, the A data is latched if CLKAB is held a

18-bit Universal Bus Transceivers with 3-state Outputs

Description Data flow in each direction is controlled by output enable (OEAB and OEBA), latch enable (LEAB and LEBA), and clock (CLKAB and CLKBA) inputs. For A to B data flow, the device operates in the transparent mode when LEAB is high. When LEAB is low, the A data is latched if CLKAB is held a

18-bit Universal Bus Transceivers with 3-state Outputs

Description Data flow in each direction is controlled by output enable (OEAB and OEBA), latch enable (LEAB and LEBA), and clock (CLKAB and CLKBA) inputs. For A to B data flow, the device operates in the transparent mode when LEAB is high. When LEAB is low, the A data is latched if CLKAB is held a

16-bit Registered Transceivers with 3-state Outputs

Description The HD74ALVCH162543 can be used as two 8-bit transceivers or one 16-bit transceiver. Features • VCC = 2.3 V to 3.6 V • Typical VOL ground bounce 2.0 V (@VCC = 3.3 V, Ta = 25°C) • High output current ±12 mA (@VCC = 3.0 V

12-bit to 24-bit Multiplexed D-type Latches with 3-state Outputs

Description The HD74ALVCH16260 is a 12-bit to 24-bit multiplexed D-type latch used in applications where two separate data paths must be multiplexed onto, or demultiplexed from, a single data path. Typical applications include multiplexing and / or demultiplexing of address and data information i

12-bit to 24-bit Registered Bus Transceivers with 3-state Outputs

Coming Soon. If you have some information on related parts, please share useful information by adding links below.

12-bit to 24-bit Registered Bus Exchanger with 3-state Outputs

Description The HD74ALVCH16270 is used in applications where data must be transferred from a narrow high speed bus to a wide lower frequency bus. The device provides synchronous data exchange between the two ports. Features • VCC = 2.3 V to 3.6 V • Typical VOL ground bounce

3.3-V 20-bit Flip Flops with 3-state Outputs

Description The HD74ALVCH162721’s twenty flip flops are edge triggered D-type flip flops with qualified clock storage. Features • VCC = 2.3 V to 3.6 V • Typical VOL ground bounce 2.0 V (@VCC = 3.3 V, Ta = 25°C) • High output curren

3.3-V 20-bit Flip Flops with 3-state Outputs

Description The HD74ALVCH162721’s twenty flip flops are edge triggered D-type flip flops with qualified clock storage. Features • VCC = 2.3 V to 3.6 V • Typical VOL ground bounce 2.0 V (@VCC = 3.3 V, Ta = 25°C) • High output curren

3.3-V 10-bit Flip Flops with Dual Outputs and 3-state Outputs

Description The HD74ALVCH162820 flip flops are edge triggered D-type flip flops. On the positive transition of the clock (CLK) input, the device provides true data at the Q outputs. A buffered output enable (OE) input can be used to place the eight outputs in either a normal logic state (high or

3.3-V 20-bit Bus Interface Flip Flops with 3-state Outputs

Description The HD74ALVCH162821 can be used as two 10-bit flip flops or one 20-bit flip flop. The 20 flip flops are edge triggered D-type flip flops. Features • VCC = 2.3 V to 3.6 V • Typical VOL ground bounce 2.0 V (@VCC = 3.3 V, T

18-bit Buffers / Drivers with 3-state Outputs

Description The HD74ALVCH162825 can be used as two 9-bit buffers or one 18-bit buffer. It provides true data. The 3-state control gate is a 2-input AND gate with active low inputs so that if either output enable (OE1 or OE2) input is high, all nine affected outputs are in the high impedance state

20-bit Buffers / Drivers with 3-state Outputs

Description The HD74ALVCH162827 is composed of two 10-bit sections with separate output enable signals. For either 10-bit buffer section, the two output enable (1OE1 and 1OE2 or 2OE1 and 2OE2) inputs must both be low for the corresponding Y outputs to be active. If either output enable input is h

20-bit Buffers / Drivers with 3-state Outputs

Description The HD74ALVCH162827 is composed of two 10-bit sections with separate output enable signals. For either 10-bit buffer section, the two output enable (1OE1 and 1OE2 or 2OE1 and 2OE2) inputs must both be low for the corresponding Y outputs to be active. If either output enable input is h

1-bit to 2-bit Address Driver with 3-state Outputs

Description This 1-bit to 2-bit address driver is designed for 2.3 V to 3.6 V VCC operation. To ensure the high impedance state during power up or power down, OE should be tied to V CC through a pullup resistor; the minimum value of the resistor is determined by the current sinking capability of

1-bit to 2-bit Address Driver with 3-state Outputs

Description This 1-bit to 2-bit address driver is designed for 2.3 V to 3.6 V VCC operation. To ensure the high impedance state during power up or power down, OE should be tied to VCC through a pullup resistor; the minimum value of the resistor is determined by the current sinking capability of t

1-bit 4-bit Address Register / Driver with 3-state Outputs

Description This 1-bit to 4-bit address register / driver is designed for 2.3 V to 3.6 V VCC operation. The device is ideal for use in applications in which a single address bus is driving four separate memory locations. Features • VCC = 2.3 V to 3.6 V • Typical VOL ground bounce

1-bit 4-bit Address Register / Driver with 3-state Outputs

Description This 1-bit to 4-bit address register / driver is designed for 2.3 V to 3.6 V VCC operation. The device is ideal for use in applications in which a single address bus is driving four separate memory locations. Features • VCC = 2.3 V to 3.6 V • Typical VOL ground bounce

18-bit Universal Bus Drivers with 3-state Outputs

Description Data flow from A to Y is controlled by the output enable (OE). The device operates in the transparent mode when LE is high. The A data is latched if CLK is held at a high or low logic level. If LE is low, the A bus data is stored in the latch flip flop on the low to high transition of

20-bit Universal Bus Driver with 3-state Outputs

Description This 20-bit universal bus driver is designed for 2.3 V to 3.6 V VCC operation. Features • VCC = 2.3 V to 3.6 V • Typical VOL ground bounce 2.0 V (@VCC = 3.3 V, Ta = 25°C) • High output current ±12 mA (@VCC = 3.0 V) • B

16-bit Universal Bus Driver with 3-state Outputs

Description This HD74ALVCH16334 is a 16-bit universal bus driver is designed for 2.3 V to 3.6 V VCC operation. Features • VCC = 2.3 V to 3.6 V • Typical VOL ground bounce 2.0 V (@VCC = 3.3 V, Ta = 25°C) • High output current ±24 mA

16-bit Transparent D-type Latches with 3-state Outputs

Description The HD74ALVCH16373 is particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers. Features • VCC = 2.3 V to 3.6 V • Typical VOL ground bounce 2.0 V (@VCC = 3.3 V,

16-bit D-type Flip Flops with 3-state Outputs

Description The HD74ALVCH16374 has sixteen edge trigger D type flip flops with three state outputs in a 48 pin package. Features • VCC = 2.3 V to 3.6 V • Typical VOL ground bounce 2.0 V (@VCC = 3.3 V, Ta = 25°C) • High output curre

16-bit D-type Flip Flops with 3-state Outputs

Description The HD74ALVCH16374 has sixteen edge trigger D type flip flops with three state outputs in a 48 pin package. Features • VCC = 2.3 V to 3.6 V • Typical VOL ground bounce 2.0 V (@VCC = 3.3 V, Ta = 25°C) • High output curre

18-bit Universal Bus Transceivers with 3-state Outputs

Description Data flow in each direction is controlled by output enable (OEAB and OEBA), latch enable (LEAB and LEBA), and clock (CLKAB and CLKBA) inputs. For A to B data flow, the device operates in the transparent mode when LEAB is high. When LEAB is low, the A data is latched if CLKAB is held a

18-bit Universal Bus Transceivers with 3-state Outputs

Description Data flow in each direction is controlled by output enable (OEAB and OEBA), latch enable (LEAB and LEBA), and clock (CLKAB and CLKBA) inputs. For A to B data flow, the device operates in the transparent mode when LEAB is high. When LEAB is low, the A data is latched if CLKAB is held a

18-bit Universal Bus Transceivers with 3-state Outputs

Description Data flow in each direction is controlled by output enable (OEAB and OEBA), latch enable (LEAB and LEBA), and clock (CLKAB and CLKBA) inputs. For A to B data flow, the device operates in the transparent mode when LEAB is high. When LEAB is low, the A data is latched if CLKAB is held a

16-bit Registered Transceivers with 3-state Outputs

Description The HD74ALVCH16543 can be used as two 8-bit transceivers or one 16-bit transceiver. Features • VCC = 2.3 V to 3.6 V • Typical VOL ground bounce 2.0 V (@VCC = 3.3 V, Ta = 25°C) • High output current ±24 mA (@VCC = 3.0 V)