High Performance E2CMOS PLD Generic Array Logic

Description The GAL22V10, at 4ns maximum propagation delay time, combines a high performance CMOS process with Electrically Erasable (E2) floating gate technology to provide the highest performance available of any 22V10 device on the market. CMOS circuitry allows the GAL22V10 to consume much les

Product Change Notifications (PCNs) have been issued to discontinue all devices in this data sheet.

Description The GAL22V10, at 4ns maximum propagation delay time, combines a high performance CMOS process with Electrically Erasable (E2) floating gate technology to provide the highest performance available of any 22V10 device on the market. CMOS circuitry allows the GAL22V10 to consume much l

GAL 22V10 Device Datasheet

Description The GAL22V10, at 4ns maximum propagation delay time, combines a high performance CMOS process with Electrically Erasable (E2) floating gate technology to provide the highest performance available of any 22V10 device on the market. CMOS circuitry allows the GAL22V10 to consume much les

All Devices Discontinued

文件：718.73 Kbytes Page：23 Pages

All Devices Discontinued

文件：718.73 Kbytes Page：23 Pages

封装/外壳：28-LCC（J 形引线） 包装：散装 描述：IC CPLD 10MC 20NS 28PLCC 集成电路（IC） CPLD（复杂可编程逻辑器件）

IC CPLD 10MC 20NS 28PLCC