型号 功能描述 生产厂家 企业 LOGO 操作
GAL16V8D-25LP

High Performance E2CMOS PLD Generic Array Logic

Description The GAL16V8, at 3.5 ns maximum propagation delay time, combines a high performance CMOS process with Electrically Erasable (E2) floating gate technology to provide the highest speed performance available in the PLD market. High speed erase times ( Features •HIGH PERFORMANCE

Lattice

莱迪思

GAL16V8D-25LP

All Devices Discontinued

Features •HIGH PERFORMANCE E2CMOS®TECHNOLOGY —3.5 ns Maximum Propagation Delay —Fmax = 250 MHz —3.0 ns Maximum from Clock Input to Data Output —UltraMOS® Advanced CMOS Technology •50 to 75 REDUCTION IN POWER FROM BIPOLAR —75mA Typ Icc on Low Power Device —45mA Typ Icc on

Lattice

莱迪思

GAL16V8D-25LP

封装/外壳:20-DIP(0.300",7.62mm) 包装:托盘 描述:IC CPLD 8MC 25NS 20DIP 集成电路(IC) CPLD(复杂可编程逻辑器件)

ETC

知名厂家

GAL16V8D-25LP

IC CPLD 8MC 25NS 20DIP

Lattice

莱迪思

GAL16V8D-25LP

High Performance E2CMOS PLD Generic Array Logic?

文件:654.14 Kbytes Page:24 Pages

Lattice

莱迪思

GAL16V8D-25LP

High Performance E2CMOS PLD Generic Array Logic?

文件:395.51 Kbytes Page:22 Pages

Lattice

莱迪思

GAL16V8D-25LP

High Performance E2CMOS PLD

文件:340.72 Kbytes Page:23 Pages

Lattice

莱迪思

GAL16V8D-25LP

High Performance E2CMOS PLD Generic Array Logic?

文件:339.82 Kbytes Page:23 Pages

Lattice

莱迪思

High Performance E2CMOS PLD Generic Array Logic

Description The GAL16V8, at 3.5 ns maximum propagation delay time, combines a high performance CMOS process with Electrically Erasable (E2) floating gate technology to provide the highest speed performance available in the PLD market. High speed erase times ( Features •HIGH PERFORMANCE

Lattice

莱迪思

All Devices Discontinued

Features •HIGH PERFORMANCE E2CMOS®TECHNOLOGY —3.5 ns Maximum Propagation Delay —Fmax = 250 MHz —3.0 ns Maximum from Clock Input to Data Output —UltraMOS® Advanced CMOS Technology •50 to 75 REDUCTION IN POWER FROM BIPOLAR —75mA Typ Icc on Low Power Device —45mA Typ Icc on

Lattice

莱迪思

All Devices Discontinued

Features •HIGH PERFORMANCE E2CMOS®TECHNOLOGY —3.5 ns Maximum Propagation Delay —Fmax = 250 MHz —3.0 ns Maximum from Clock Input to Data Output —UltraMOS® Advanced CMOS Technology •50 to 75 REDUCTION IN POWER FROM BIPOLAR —75mA Typ Icc on Low Power Device —45mA Typ Icc on

Lattice

莱迪思

All Devices Discontinued

Features •HIGH PERFORMANCE E2CMOS®TECHNOLOGY —3.5 ns Maximum Propagation Delay —Fmax = 250 MHz —3.0 ns Maximum from Clock Input to Data Output —UltraMOS® Advanced CMOS Technology •50 to 75 REDUCTION IN POWER FROM BIPOLAR —75mA Typ Icc on Low Power Device —45mA Typ Icc on

Lattice

莱迪思

High Performance E2CMOS PLD Generic Array Logic?

文件:395.51 Kbytes Page:22 Pages

Lattice

莱迪思

High Performance E2CMOS PLD

文件:340.72 Kbytes Page:23 Pages

Lattice

莱迪思

High Performance E2CMOS PLD Generic Array Logic?

文件:339.82 Kbytes Page:23 Pages

Lattice

莱迪思

High Performance E2CMOS PLD Generic Array Logic?

文件:654.14 Kbytes Page:24 Pages

Lattice

莱迪思

High Performance E2CMOS PLD Generic Array Logic?

文件:654.14 Kbytes Page:24 Pages

Lattice

莱迪思

High Performance E2CMOS PLD

文件:340.72 Kbytes Page:23 Pages

Lattice

莱迪思

封装/外壳:20-DIP(0.300",7.62mm) 包装:管件 描述:IC CPLD 8MC 25NS 20DIP 集成电路(IC) CPLD(复杂可编程逻辑器件)

ETC

知名厂家

IC CPLD 8MC 25NS 20DIP

Lattice

莱迪思

IC CPLD 8MC 25NS 20DIP

Lattice

莱迪思

High Performance E2CMOS PLD Generic Array Logic?

文件:654.14 Kbytes Page:24 Pages

Lattice

莱迪思

High Performance E2CMOS PLD Generic Array Logic

Description The GAL16V8, at 3.5 ns maximum propagation delay time, combines a high performance CMOS process with Electrically Erasable (E2) floating gate technology to provide the highest speed performance available in the PLD market. High speed erase times ( Features •HIGH PERFORMANCE

Lattice

莱迪思

High Performance E2CMOS PLD Generic Array Logic?

文件:395.51 Kbytes Page:22 Pages

Lattice

莱迪思

High Performance E2CMOS PLD Generic Array Logic?

文件:654.14 Kbytes Page:24 Pages

Lattice

莱迪思

High Performance E2CMOS PLD Generic Array Logic?

文件:339.82 Kbytes Page:23 Pages

Lattice

莱迪思

High Performance E2CMOS PLD

文件:340.72 Kbytes Page:23 Pages

Lattice

莱迪思

GAL16V8D-25LP产品属性

  • 类型

    描述

  • 型号

    GAL16V8D-25LP

  • 功能描述

    SPLD - 简单可编程逻辑器件 5V 16 I/O

  • RoHS

  • 制造商

    Texas Instruments

  • 逻辑系列

    TICPAL22V10Z

  • 大电池数量

    10

  • 最大工作频率

    66 MHz

  • 延迟时间

    25 ns

  • 工作电源电压

    4.75 V to 5.25 V

  • 电源电流

    100 uA

  • 最大工作温度

    + 75 C

  • 最小工作温度

    0 C

  • 安装风格

    Through Hole

  • 封装/箱体

    DIP-24

更新时间:2025-11-18 17:11:00
IC供应商 芯片型号 品牌 批号 封装 库存 备注 价格
LATTICE
2430+
DIP20
8540
只做原装正品假一赔十为客户做到零风险!!
Lattice(莱迪斯)
24+
20-DIP(0.300
7311
LATTICE原现
25+
DIP-20
25000
全新原装现货,假一赔十
LATTICE/莱迪斯
25+23+
DIP20
13397
绝对原装正品全新进口深圳现货
LATTICE
18+
DIP20
85600
保证进口原装可开17%增值税发票
Lattice(莱迪斯)
24+
标准封装
39448
原厂渠道供应,大量现货,原型号开票。
24+
DIP
12
LATTICE
DIP
320
正品原装--自家现货-实单可谈
LATTICE
13+14
NA
6520
原盘原标 公司现货/支持实单
Lattice(莱迪思)
1236+
PDIP-20
12300
可编程逻辑 IC ,SPLD - 简单可编程逻辑器件 全新原装进口正品现货

GAL16V8D-25LP数据表相关新闻