General Description

These parallel-in or serial-in, serial-out shift registers feature gated clock inputs and an overriding clear input. All

inputs are buffered to lower the drive requirements to one normalized load, and input clamping diodes minimize switching transients to simplify system design. The load mode is established by the shift/load input. When HIGH,

this input enables the serial data input and couples the eight flip-flops for serial shifting with each clock pulse.