位置：74LS289 > 74LS289详情
74LS289中文资料
74LS289数据手册规格书PDF详情
DESCRIPTION
The 289 is a high speed 64-bit RAM organized as a 16-word by 4-bit array. Address input are buffered to minimize loading, and addresses are fully decoded on-chip.
74LS289产品属性
- 类型
描述
- 型号
74LS289
- 功能描述
64BIT RANDOM ACCESS MEMORY
74LS289 资料下载更多...
74LS289 芯片相关型号
- 11DQ04
- 2SD2675
- 3C92CTX
- 74LVC4066
- 74S289
- DF19K-14P-1CGND
- DX31-80SE
- HIF3BC-60PA-2.54DSA
- HR24A-8DPRB4SA2200A
- HRMP-PO40GP-18G
- LTC3729EUH
- M68AW512MN55ND1T
- MAX1248AEPE
- MAX1248BEPE
- MDF7-18P-2.54DSA
- MX23C2000PC-10
- PO55-10LR-PC-Z
- PO55-T-1
- PO73-TMP-75-025
- PX10-AF6WP
- QF1-50P-2.54RB
- SN54LS22
- TM248CBK32-80
- WT7515
- XC6203E262PL
- XC6203E452PL
- XC6203E552PL
- XC6203P322PL
- XC6203P342PL
- XC6203P412PL
Datasheet数据表PDF页码索引
- P1
- P2
- P3
- P4
- P5
- P6
- P7
- P8
- P9
- P10
- P11
- P12
- P13
- P14
- P15
- P16
- P17
- P18
- P19
- P20
- P21
- P22
- P23
- P24
- P25
- P26
- P27
- P28
- P29
- P30
- P31
- P32
- P33
- P34
- P35
- P36
- P37
- P38
- P39
- P40
- P41
- P42
- P43
- P44
- P45
- P46
- P47
- P48
- P49
- P50
- P51
- P52
- P53
- P54
- P55
- P56
- P57
- P58
- P59
- P60
- P61
- P62
- P63
- P64
- P65
- P66
- P67
- P68
- P69
- P70
- P71
- P72
- P73
- P74
- P75
- P76
- P77
- P78
- P79
- P80
- P81
- P82
- P83
- P84
- P85
- P86
- P87
- P88
- P89
- P90
- P91
- P92
- P93
- P94
- P95
- P96
- P97
- P98
- P99
- P100
- P101
- P102
- P103
- P104
- P105
- P106
- P107
- P108
- P109
