Programmable Logic Device Family

General Description The MAX 7000 family of high-density, high-performance PLDs is based on Altera’s second-generation MAX architecture. Fabricated with advanced CMOS technology, the EEPROM-based MAX 7000 family provides 600 to 5,000 usable gates, ISP, pin-to-pin delays as fast as 5 ns, and counte

EPM7064STC44-10N - 芯片, 可编程逻辑器件 MAX ISP PLD

The EPM7064STC44-10N is a high-density, high-performance Programmable Logic Device (PLD) based on second-generation MAX® architecture. Fabricated with advanced CMOS technology, the EEPROM-based MAX 7000 family provides 600 to 5000 usable gates, ISP, pin-to-pin delays as fast as 5ns and counter speed ·Built-in JTAG boundary-scan test\n·PCI-compliant devices available\n·5ns pin-to-pin logic delays with up to 175.4MHz counter frequencies\n·Open-drain output option\n·Programmable macrocell flip-flops with individual clear, preset, clock and clock enable controls\n·Programmable power-saving mode for;

封装/外壳：44-TQFP 包装：托盘 描述：IC CPLD 64MC 10NS 44TQFP 集成电路（IC） CPLD（复杂可编程逻辑器件）

封装/外壳：44-TQFP 包装：托盘 描述：IC CPLD 64MC 10NS 44TQFP 集成电路（IC） CPLD（复杂可编程逻辑器件）