Cyclone FPGA Family

文件：1.14233 Mbytes Page：94 Pages

封装/外壳：100-TQFP 包装：托盘 描述：IC FPGA 65 I/O 100TQFP 集成电路（IC） FPGA（现场可编程门阵列）

Cyclone FPGA Family Data Sheet

Introduction The Cyclone® field programmable gate array family is based on a 1.5-V, 0.13-μm, all-layer copper SRAM process, with densities up to 20,060 logic elements (LEs) and up to 288 Kbits of RAM. With features like phase-locked loops (PLLs) for clocking and a dedicated double data rate (DDR)

EP1C3T100C8N - 芯片, FPGA, CYCLONE 2910, SMD

The EP1C3T100C8N is a surface mount Field Programmable Gate Array IC with PLL clock management and 2910 logic elements. The Cyclone™ field programmable gate array with features like phase-locked loops (PLLs) for clocking and a dedicated double data rate (DDR) interface to meet DDR SDRAM and fast cyc ·Up to 294912 RAM bits\n·Support for LVTTL, LVCMOS, SSTL-2 and SSTL-3 I/O standards\n·High-speed (640Mbps) LVDS I/O support\n·Low-speed (311Mbps) LVDS I/O support\n·311Mbps RSDS I/O support;

封装/外壳：100-TQFP 包装：托盘 描述：IC FPGA 65 I/O 100TQFP 集成电路（IC） FPGA（现场可编程门阵列）