128M bits SDRAM

Description The EDS1232AA is a 128M bits SDRAM organized as 1,048,576 words × 32 bits × 4 banks. All inputs and outputs are synchronized with the positive edge of the clock. They are packaged in 90-ball FBGA, 86-pin plastic TSOP (II). Features • 3.3V power supply • Clock frequency: 166MHz (ma

128M bits SDRAM (4M words x 32 bits)

Description The EDS1232AA is a 128M bits SDRAM organized as 1,048,576 words × 32 bits × 4 banks. All inputs and outputs are synchronized with the positive edge of the clock. They are packaged in 90-ball FBGA, 86-pin plastic TSOP (II). Features • 3.3V power supply • Clock frequency: 166MHz (ma

128M bits SDRAM

Description The EDS1232AA is a 128M bits SDRAM organized as 1,048,576 words × 32 bits × 4 banks. All inputs and outputs are synchronized with the positive edge of the clock. They are packaged in 90-ball FBGA, 86-pin plastic TSOP (II). Features • 3.3V power supply • Clock frequency: 166MHz (ma

128M bits SDRAM

Description The EDS1232AA is a 128M bits SDRAM organized as 1,048,576 words × 32 bits × 4 banks. All inputs and outputs are synchronized with the positive edge of the clock. They are packaged in 90-ball FBGA, 86-pin plastic TSOP (II). Features • 3.3V power supply • Clock frequency: 166MHz (ma

128M bits SDRAM (4M words x 32 bits)

Description The EDS1232AA is a 128M bits SDRAM organized as 1,048,576 words × 32 bits × 4 banks. All inputs and outputs are synchronized with the positive edge of the clock. They are packaged in 90-ball FBGA, 86-pin plastic TSOP (II). Features • 3.3V power supply • Clock frequency: 166MHz (ma

128M bits SDRAM (4M words x 32 bits)

Description The EDS1232AA is a 128M bits SDRAM organized as 1,048,576 words × 32 bits × 4 banks. All inputs and outputs are synchronized with the positive edge of the clock. They are packaged in 90-ball FBGA, 86-pin plastic TSOP (II). Features • 3.3V power supply • Clock frequency: 166MHz (ma

128M bits SDRAM

Description The EDS1232AA is a 128M bits SDRAM organized as 1,048,576 words × 32 bits × 4 banks. All inputs and outputs are synchronized with the positive edge of the clock. They are packaged in 90-ball FBGA, 86-pin plastic TSOP (II). Features • 3.3V power supply • Clock frequency: 166MHz (ma

128M bits SDRAM

Description The EDS1232AA is a 128M bits SDRAM organized as 1,048,576 words × 32 bits × 4 banks. All inputs and outputs are synchronized with the positive edge of the clock. They are packaged in 90-ball FBGA, 86-pin plastic TSOP (II). Features • 3.3V power supply • Clock frequency: 166MHz (ma

128M bits SDRAM

Description The EDS1232AA is a 128M bits SDRAM organized as 1,048,576 words × 32 bits × 4 banks. All inputs and outputs are synchronized with the positive edge of the clock. They are packaged in 90-ball FBGA, 86-pin plastic TSOP (II). Features • 3.3V power supply • Clock frequency: 166MHz (ma

128M bits SDRAM (4M words x 32 bits)

Description The EDS1232AA is a 128M bits SDRAM organized as 1,048,576 words × 32 bits × 4 banks. All inputs and outputs are synchronized with the positive edge of the clock. They are packaged in 90-ball FBGA, 86-pin plastic TSOP (II). Features • 3.3V power supply • Clock frequency: 166MHz (ma

128M bits SDRAM WTR (Wide Temperature Range)

Description The EDS1232AA is a 128M bits SDRAM organized as 1,048,576 words × 32 bits × 4 banks. All inputs and outputs are synchronized with the positive edge of the clock. It is packaged in 86-pin plastic TSOP (II). Features • 3.3V power supply • Clock frequency: 166MHz (max.)