3.3V LVDS Transmitter 24-Bit Flat Panel Display (FPD) Link—65 MHz

General Description The DS90CF383 transmitter converts 28 bits of CMOS/TTL data into four LVDS (Low Voltage Differential Signaling) data streams. A phase-locked transmit clock is transmitted in parallel with the data streams over a fifth LVDS link. Every cycle of the transmit clock 28 bits of

3.3V LVDS Transmitter 24-Bit Flat Panel Display (FPD) Link??5 MHz

文件：217.69 Kbytes Page：9 Pages

3.3V LVDS Transmitter 24-Bit Flat Panel Display (FPD) Link??5 MHz

文件：262.55 Kbytes Page：11 Pages

3.3V LVDS Transmitter 24-Bit Flat Panel Display (FPD) Link—65 MHz

General Description The DS90CF383 transmitter converts 28 bits of CMOS/TTL data into four LVDS (Low Voltage Differential Signaling) data streams. A phase-locked transmit clock is transmitted in parallel with the data streams over a fifth LVDS link. Every cycle of the transmit clock 28 bits of

3.3V LVDS Transmitter 24-Bit Flat Panel Display (FPD) Link—65 MHz

General Description The DS90CF383 transmitter converts 28 bits of CMOS/TTL data into four LVDS (Low Voltage Differential Signaling) data streams. A phase-locked transmit clock is transmitted in parallel with the data streams over a fifth LVDS link. Every cycle of the transmit clock 28 bits of

封装/外壳：56-TFSOP（0.240"，6.10mm 宽） 包装：托盘 描述：IC INTERFACE SPECIALIZED 56TSSOP 集成电路（IC） 专用

3.3V LVDS Transmitter 24-Bit Flat Panel Display (FPD) Link??5 MHz

文件：262.55 Kbytes Page：11 Pages

3.3V LVDS Transmitter 24-Bit Flat Panel Display (FPD) Link??5 MHz

文件：262.55 Kbytes Page：11 Pages

3.3V Programmable LVDS Transmitter 24-Bit Flat Panel Display (FPD) Link-65 MHz 3.3V LVDS Transmitter 24-Bit Flat Panel Display (FPD) Link-65 MHz

文件：304.25 Kbytes Page：11 Pages

3.3V Programmable LVDS Transmitter 24-Bit Flat Panel Display (FPD) Link-65 MHz, 3.3V LVDS Transmitter 24-Bit Flat Panel Display (FPD) Link-65 MHz

文件：258.44 Kbytes Page：11 Pages